Gatecomp: Equivalence Checking of Digital Circuits in an Industrial Environment

This paper outlines formal verification in general and then introduces CVE’s equivalence checking tool gatecomp, an equivalence checker developed in the formal verification group at Infineon, Germany. The basic verification tasks are described and the advanced features of the tool are discussed. The application of gatecomp to large industrial examples is reported. This demonstrates the power of the tool for various verification tasks, like netlist vs netlist comparison, RTL vs. netlist comparison or RTL vs. RTL comparison.

[1]  van Caj Koen Eijk,et al.  Formal methods for the verification of digital circuits , 1997 .

[2]  Andreas Kuehlmann,et al.  Equivalence checking using cuts and heaps , 1997, DAC.

[3]  Thomas Kropf,et al.  Introduction to Formal Hardware Verification , 1999, Springer Berlin Heidelberg.

[4]  Rolf Drechsler Formal Verification of Circuits , 2000, Springer US.

[5]  Andreas Kuehlmann,et al.  Equivalence checking combining a structural SAT-solver, BDDs, and simulation , 2000, Proceedings 2000 International Conference on Computer Design.

[6]  Peer Johannsen BooStER: Speeding Up RTL Property Checking of Digital Designs by Word-Level Abstarction , 2001, CAV.

[7]  Robert K. Brayton,et al.  Using SAT for combinational equivalence checking , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.