Gatecomp: Equivalence Checking of Digital Circuits in an Industrial Environment
暂无分享,去创建一个
[1] van Caj Koen Eijk,et al. Formal methods for the verification of digital circuits , 1997 .
[2] Andreas Kuehlmann,et al. Equivalence checking using cuts and heaps , 1997, DAC.
[3] Thomas Kropf,et al. Introduction to Formal Hardware Verification , 1999, Springer Berlin Heidelberg.
[4] Rolf Drechsler. Formal Verification of Circuits , 2000, Springer US.
[5] Andreas Kuehlmann,et al. Equivalence checking combining a structural SAT-solver, BDDs, and simulation , 2000, Proceedings 2000 International Conference on Computer Design.
[6] Peer Johannsen. BooStER: Speeding Up RTL Property Checking of Digital Designs by Word-Level Abstarction , 2001, CAV.
[7] Robert K. Brayton,et al. Using SAT for combinational equivalence checking , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.