A Reliability-Aware Methodology to Isolate Timing-Critical Paths under Aging

Temporal unreliability due to aging, such as Negative-Bias Temperature Instability (NBTI) and Hot Carrier Injection (HCI) effects etc., in the CMOS circuits may not appear just after the chip production, instead it becomes apparent when it is used under certain workload and environmental conditions over time. Identifying aged paths that may become critical to circuit performance, is a real challenge for many researchers and reliability engineers. In this work, firstly we identify a set of parameters that impact the circuit performance under aging and use them in the proposed algorithm which is substantially faster than commercially available SPICE simulator with an approx 94% accuracy in estimating path delays. Secondly, we explore the possibility of using the proposed methodology, instead of using time expensive SPICE and pessimistic static timing analysis (STA), to identify a set of speed-limiting paths under aging. Experimental results demonstrate the effectiveness of the proposed algorithm and the associated methodology in comparison to SPICE simulated results.

[1]  B. Kaczer,et al.  Reliability issues in MuGFET nanodevices , 2008, 2008 IEEE International Reliability Physics Symposium.

[2]  Edward J. McCluskey,et al.  Error Sequence Analysis , 2008, 26th IEEE VLSI Test Symposium (vts 2008).

[3]  Mark Mohammad Tehranipoor,et al.  Path-delay fingerprinting for identification of recovered ICs , 2012, 2012 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT).

[4]  Paul Ampadu,et al.  Managing Temperature Effects in Nanoscale Adaptive Systems , 2011 .

[5]  R. Kwasnick,et al.  Impact of VLSI technology scaling on HTOL , 2012, 2012 IEEE International Reliability Physics Symposium (IRPS).

[6]  Norhayati Soin,et al.  BTI lifetime reliability of planar MOSFET versus FinFET for 16 nm technology node , 2016, 2016 IEEE 23rd International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA).

[7]  Krishnendu Chakrabarty,et al.  Test-Pattern Ordering for Wafer-Level Test-During-Burn-In , 2008, 26th IEEE VLSI Test Symposium (vts 2008).

[8]  Subhasish Mitra,et al.  Overcoming Early-Life Failure and Aging for Robust Systems , 2009, IEEE Design & Test of Computers.

[9]  Natesan Venkateswaran,et al.  First-Order Incremental Block-Based Statistical Timing Analysis , 2006, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[10]  Mark Mohammad Tehranipoor,et al.  Test and Diagnosis for Small-Delay Defects , 2011 .

[11]  H. Kufluoglu,et al.  A geometrical unification of the theories of NBTI and HCI time-exponents and its implications for ultra-scaled planar and surround-gate MOSFETs , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[12]  Krishnendu Chakrabarty,et al.  Power Management Using Test-Pattern Ordering for Wafer-Level Test During Burn-In , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[13]  Sorin Cotofana,et al.  A unified aging model of NBTI and HCI degradation towards lifetime reliability management for nanoscale MOSFET circuits , 2011, 2011 IEEE/ACM International Symposium on Nanoscale Architectures.

[14]  Georges Gielen,et al.  Analog IC Reliability in Nanometer CMOS , 2013 .

[15]  Paul Ampadu,et al.  Temperature Effects in Semiconductors , 2012 .

[16]  Sangwoo Han,et al.  Variation-Aware Aging Analysis in Digital ICs , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[17]  Jan M. Rabaey,et al.  Digital Integrated Circuits: A Design Perspective , 1995 .

[18]  Adit D. Singh,et al.  Identifying high variability speed-limiting paths under aging , 2017, 2017 18th IEEE Latin American Test Symposium (LATS).

[19]  Andrew B. Kahng,et al.  Efficient gate delay modeling for large interconnect loads , 1996, Proceedings 1996 IEEE Multi-Chip Module Conference (Cat. No.96CH35893).

[20]  Wen-Shiang Liao,et al.  Investigation of Reliability Characteristics in NMOS and PMOS FinFETs , 2008, IEEE Electron Device Letters.

[21]  K. Jeppson,et al.  Negative bias stress of MOS devices at high electric fields and degradation of MNOS devices , 1977 .

[22]  Gerald Gabriel Lopez,et al.  The impact of interconnect process variations and size effects for gigascale integration , 2009 .

[23]  Donggun Park,et al.  Negative bias temperature instability(NBTI) of bulk FinFETs , 2005, 2005 IEEE International Reliability Physics Symposium, 2005. Proceedings. 43rd Annual..

[24]  Peter C. Kiessler,et al.  A critical look at the bathtub curve , 2003, IEEE Trans. Reliab..

[25]  Jürgen Pilz,et al.  An advanced area scaling approach for semiconductor burn-in , 2015, Microelectron. Reliab..

[26]  Mehrnaz Ahmadi,et al.  A novel technique to detect Aging in analog/mixed-signal circuits , 2016, 2016 IEEE East-West Design & Test Symposium (EWDTS).

[27]  M. Miura-Mattausch,et al.  Compact reliability model for degradation of advanced p-MOSFETs due to NBTI and hot-carrier effects in the circuit simulation , 2013, 2013 IEEE International Reliability Physics Symposium (IRPS).

[28]  Yiorgos Makris,et al.  Hardware Trojan detection using path delay fingerprint , 2008, 2008 IEEE International Workshop on Hardware-Oriented Security and Trust.

[29]  H. Kufluoglu,et al.  MOSFET degradation due to negative bias temperature instability (NBTI) and hot carrier injection (HCI), and its implications for reliability-aware VLSI design , 2007 .

[30]  Adit D. Singh,et al.  A Methodology for Identifying High Timing Variability Paths in Complex Designs , 2015, 2015 IEEE 24th Asian Test Symposium (ATS).

[31]  Serge N. Demidenko,et al.  Reducing burn-in time through high-voltage stress test and Weibull statistical analysis , 2006, IEEE Design & Test of Computers.

[32]  Changhae Park,et al.  Reversal of temperature dependence of integrated circuits operating at very low voltages , 1995, Proceedings of International Electron Devices Meeting.

[33]  C. Fiegna,et al.  Impact of Hot Carriers on nMOSFET Variability in 45- and 65-nm CMOS Technologies , 2011, IEEE Transactions on Electron Devices.

[34]  Hassan Salmani,et al.  Counterfeit ICs: Path-Delay Fingerprinting , 2014 .