Methodology for Implementing Scalable Run-Time Reconfigurable Devices

The aim of this paper is to present the implemen- tation methodology for an ASIC constituting the fine-grained array of dynamically reconfigurable processing elements. This methodology was developed during the work on a device which can operate as a typical Field Programmable Gate Array (FPGA) with some bio-inspired features or as a multi-core Single In- struction Multiple Data (SIMD) processor. Such high diversity of possible operating modes makes the design implementation extremely demanding. As a consequence, the comprehensive study and analysis of the different possible implementation techniques in this case allowed us to formulate a consistent and complete methodology that can be applied to other systems of similar structure.

[1]  Andres Upegui,et al.  Dynamic Routing on the Ubichip: Toward Synaptogenetic Neural Networks , 2008, 2008 NASA/ESA Conference on Adaptive Hardware and Systems.

[2]  Pierre Bricaud,et al.  Reuse methodology manual for system-on-chip designs , 1998 .

[3]  Andres Upegui,et al.  Self-Replication Mechanism by Means of Self-Reconfiguration , 2006 .

[4]  Jordi Madrenas,et al.  Synchronous Digital Implementation of the AER Communication Scheme for Emulating Large-Scale Spiking Neural Networks Models , 2009, 2009 NASA/ESA Conference on Adaptive Hardware and Systems.

[5]  Paul S. Zuchowski,et al.  A hybrid ASIC and FPGA architecture , 2002, IEEE/ACM International Conference on Computer Aided Design, 2002. ICCAD 2002..

[6]  Thomas R. Shiple,et al.  Constructive analysis of cyclic circuits , 1996, Proceedings ED&TC European Design and Test Conference.

[7]  Amit Gupta,et al.  Acyclic modeling of combinational loops , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..

[8]  Rakesh Chadha,et al.  Static Timing Analysis for Nanometer Designs: A Practical Approach , 2009 .

[9]  Andres Upegui,et al.  PERPLEXUS: Pervasive Computing Framework for Modeling Complex Virtually-Unbounded Systems , 2007, Second NASA/ESA Conference on Adaptive Hardware and Systems (AHS 2007).

[10]  Jordi Madrenas,et al.  A reconfigurable architecture for emulating large-scale bio-inspired systems , 2009, 2009 IEEE Congress on Evolutionary Computation.