On the Effective Bandwidth of Parallel Memories

The object of this paper is to bring together several models of interleaved or parallel memory systems and to expose some of the underlying assumptions about the address streams in each model. We derive the performance for each model, either analytically or by simulation, and discuss why it yields better or worse performance than other models (e.g., because of dependencies in the address stream or hardware queues, etc.). We also show that the performance of a properly designed system can be a linear rather than a square root function of the number of memories and processors.

[1]  John Riordan,et al.  Introduction to Combinatorial Analysis , 1958 .

[2]  Herbert Hellerman.  On the average speed of a multiple-module storage system , 1966, IEEE Trans. Electron. Comput..

[3]  Herbert Hellerman,et al.  Digital Computer System Principles , 1967 .

[4]  R. M. Tomasulo,et al.  An efficient algorithm for exploiting multiple arithmetic units , 1995 .

[5]  William Daniel Strecker.  An analysis of the instruction execution rate in certain computer structures , 1970 .

[6]  Edward G. Coffman,et al.  A study of interleaved memory systems , 1970, AFIPS '70 (Spring).

[7]  Edward G. Coffman,et al.  On the Performance of Interleaved Memories with Multiple-Word Bandwidths , 1971, IEEE Transactions on Computers.

[8]  Paul Budnik,et al.  The Organization and Use of Parallel Memories , 1971, IEEE Transactions on Computers.

[9]  C. V. Ravi,et al.  On the Bandwidth and Interference in Interleaved Memory Systems , 1972, IEEE Transactions on Computers.

[10]  Edward G. Coffman,et al.  A Combinatorial Problem Related to Interleaved Memory Systems , 1973, JACM.

[11]  Harold S. Stone.  A note on a combinatorial problem of Burnett and Coffman , 1974, CACM.

[12]  Edward G. Coffman,et al.  Anaysis of interleaved memory systems using blockage buffers , 1975, CACM.

[13]  Dileep Bhandarkar,et al.  Analysis of Memory Interference in Multiprocessors , 1975, IEEE Transactions on Computers.

[14]  Duncan H. Lawrie,et al.  Access and Alignment of Data in an Array Processor , 1975, IEEE Transactions on Computers.

[15]  Donald E. Knuth,et al.  Activity in an Interleaved Memory , 1975, IEEE Transactions on Computers.