A Reference Voltage Interpolation-Based Calibration Method for Flash ADCs

A 6-bit flash analog-to-digital converter (ADC) using reference-voltage-interpolated calibration to improve linearity and reduce power dissipation is presented. In the ADC, the digital calibration logic employs the successive approximation algorithm and the minimized residue algorithm to determine precise calibration levels. Implemented by a 90-nm CMOS process, the proposed ADC can achieve a signal-to-noise-and-distortion ratio of 36 dB for a low input frequency and 33.5 dB for a Nyquist-rate input frequency at a 2-GS/s sampling rate. The peaks of integral and differential nonlinearities after calibration are 0.36 and 0.42 least significant bit, respectively. The power consumption is 25 mW at 2 GS/s from a 1.2 V supply. The core area is 0.32 mm × 0.62 mm, and the figure of merit is 0.34 pJ/conversion step.

[1]  Degang Chen,et al.  Analyses of Static and Dynamic Random Offset Voltages in Dynamic Comparators , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[2]  Yung-Hui Chung,et al.  A CMOS 6-mW 10-bit 100-MS/s Two-Step ADC , 2009, IEEE Journal of Solid-State Circuits.

[3]  Ching-Yuan Yang,et al.  A high-speed low-power calibrated flash ADC , 2014, 2014 IEEE International Symposium on Circuits and Systems (ISCAS).

[4]  Jong-In Kim,et al.  A 6-b 4.1-GS/s Flash ADC With Time-Domain Latch Interpolation in 90-nm CMOS , 2013, IEEE Journal of Solid-State Circuits.

[5]  Sanroku Tsukamoto,et al.  A 10b 50MS/s 820µW SAR ADC with on-chip digital calibration , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[6]  Tai-Haur Kuo,et al.  A compact low-power flash ADC using auto-zeroing with capacitor averaging , 2013, 2013 IEEE International Conference of Electron Devices and Solid-state Circuits.

[7]  Chun-Cheng Huang,et al.  A background comparator calibration technique for flash analog-to-digital converters , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  Soon-Jyh Chang,et al.  A 5-bit 3.2-GS/s Flash ADC With a Digital Offset Calibration Scheme , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[9]  Zhi-Hui Kong,et al.  Criterion to Evaluate Input-Offset Voltage of a Latch-Type Sense Amplifier , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[10]  T. Nirschl,et al.  Yield and speed optimization of a latch-type voltage sense amplifier , 2004, IEEE Journal of Solid-State Circuits.

[11]  Mohammad Sharifkhani,et al.  A 4-Bit, 1.6 GS/s Low Power Flash ADC, Based on Offset Calibration and Segmentation , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[12]  Kwang Young Kim,et al.  A Low Power 6-bit Flash ADC With Reference Voltage and Common-Mode Calibration , 2008, IEEE Journal of Solid-State Circuits.

[13]  T.W. Matthews,et al.  A simulation method for accurately determining DC and dynamic offsets in comparators , 2005, 48th Midwest Symposium on Circuits and Systems, 2005..

[14]  R.W. Brodersen,et al.  A 1 Gb/s Mixed-Signal Baseband Analog Front-End for a 60 GHz Wireless Receiver , 2009, IEEE Journal of Solid-State Circuits.

[15]  G. Van der Plas,et al.  A 7.6 mW 1.75 GS/s 5 bit flash A/D converter in 90 nm digital CMOS , 2008, 2008 IEEE Symposium on VLSI Circuits.

[16]  Leonid Belostotski,et al.  A 65-nm CMOS 10-GS/s 4-bit Background-Calibrated Noninterleaved Flash ADC for Radio Astronomy , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[17]  M El-Chammas,et al.  A 12-GS/s 81-mW 5-bit Time-Interleaved Flash ADC With Background Timing Skew Calibration , 2010, IEEE Journal of Solid-State Circuits.

[18]  K. Sakata,et al.  Offset calibrating comparator array for 1.2-V, 6bit, 4-Gsample/s flash ADCs using 0.13/spl mu/m generic CMOS technology , 2003, ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705).

[19]  R.C. Taft,et al.  A 1.8-V 1.6-GSample/s 8-b self-calibrating folding ADC with 7.26 ENOB at Nyquist frequency , 2004, IEEE Journal of Solid-State Circuits.

[20]  L. Richard Carley,et al.  ADC in 45nm LP Digital CMOS , 2009 .

[21]  Chun-Cheng Huang,et al.  A CMOS 6-Bit 16-GS/s Time-Interleaved ADC Using Digital Background Calibration Techniques , 2011, IEEE Journal of Solid-State Circuits.

[22]  Akira Matsuzawa,et al.  Ultralow-Voltage High-Speed Flash ADC Design Strategy Based on FoM-Delay Product , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[23]  P.M. Figueiredo,et al.  A 90nm CMOS 1.2v 6b 1GS/s two-step subranging ADC , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[24]  Jin Liu,et al.  Bulk Voltage Trimming Offset Calibration for High-Speed Flash ADCs , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.

[25]  P.R. Kinget.  Device mismatch and tradeoffs in the design of analog circuits , 2005, IEEE Journal of Solid-State Circuits.

[26]  C.-K.K. Yang,et al.  Offset compensation in comparators with minimum input-referred supply noise , 2004, IEEE Journal of Solid-State Circuits.

[27]  Boris Murmann,et al.  An Analysis of Latch Comparator Offset Due to Load Capacitor Mismatch , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[28]  M.J.M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .

[29]  Tetsuya Matsumoto,et al.  A Background Self-Calibrated 6b 2.7 GS/s ADC With Cascade-Calibrated Folding-Interpolating Architecture , 2010, IEEE Journal of Solid-State Circuits.

[30]  Vanessa H.-C Chen,et al.  An 8.5mW 5GS/s 6b flash ADC with dynamic offset calibration in 32nm CMOS SOI , 2013, 2013 Symposium on VLSI Circuits.

[31]  Takahiro Miki,et al.  A 7-bit, 1.4 GS/s ADC With Offset Drift Suppression Techniques for One-Time Calibration , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.