Deformations of ic structure in test and yield learning

Abstract This paper argues that the existing approaches to modelingand characterization of IC malfunctions are inadequate fortest and yield learning of Deep Sub-Micron (DSM) products.Traditional notions of a spot defect and local and global pro-cess variations are analyzed and their shortcomings areexposed. A detailed taxonomy of process-induced deforma-tions of DSM IC structures, enabling modeling and charac-terization of IC malfunctions, is proposed. The blueprint of aroadmap enabling such a characterization is suggested. Keywords : yield learning, fault modeling, defects, diagno-sis, defect characterization. 1 Introduction The motivation, purpose and overall structure of this paperhave already been explained in the abstract above. The dis-cussion of the prior and relevant publications should be thenext natural component of this paper. But it is skipped aswell, even if there exists substantial body of relevant publi-cations in the related domain (some of them are listed as ref-erences in [1,2].) It is skipped to avoid unnecessarydiscussion of the weaknesses of related results presented inthe past. Simply, majority of published papers with the ICtechnology-oriented flavour (and prime examples are the fol-lowing papers co-written by the first author of this paper [3,4, 5, 6, 7, 8]) do not offer sufficient insight into failure mech-anisms to address challenges posed by the DSM era prod-ucts. A substantial portion of this paper attempts to justify theabove, somewhat provocative claim. Then the remainingportion of the paper is used to suggest directions of theresearch, which we should undertake to truly assist test andyield learning of modern era ICs.

[1]  R. D. Blanton,et al.  Universal fault simulation using fault tuples , 2000, Proceedings 37th Design Automation Conference.

[2]  D. M. H. Walker,et al.  FedEx - a fast bridging fault extractor , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[3]  Sreejit Chakravarty,et al.  An Algorithm for Diagnosing Two-Line Bridging Faults in Combinational Circuits , 1993, 30th ACM/IEEE Design Automation Conference.

[4]  Andrzej J. Strojwas,et al.  Towards incorporating device parameter variations in timing analysis , 1994, Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC.

[5]  P. Nigh,et al.  An experimental study comparing the relative effectiveness of functional, scan, IDDq and delay-fault testing , 1997, Proceedings. 15th IEEE VLSI Test Symposium (Cat. No.97TB100125).

[6]  Masahiro Takakura,et al.  A persistent diagnostic technique for unstable defects , 2002, Proceedings. International Test Conference.

[7]  Robert C. Aitken,et al.  Biased voting: A method for simulating CMOS bridging faults in the presence of variable gate logic thresholds , 1993, Proceedings of IEEE International Test Conference - (ITC).

[8]  Wojciech Maly,et al.  Toward understanding "Iddq-only" fails , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[9]  Wojciech Maly,et al.  Current signatures: application , 1997, Proceedings International Test Conference 1997.

[10]  Ali Keshavarzi,et al.  Parametric failures in CMOS ICs - a defect-based analysis , 2002, Proceedings. International Test Conference.

[11]  Edward J. McCluskey,et al.  Very-low-voltage testing for weak CMOS logic ICs , 1993, Proceedings of IEEE International Test Conference - (ITC).

[12]  P. Simon,et al.  Yield modeling for deep sub-micron IC design , 2001 .

[13]  Jacques Benkoski,et al.  Computation of delay defect and delay fault probabilities using a statistical timing simulator , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.

[14]  Sreejit Chakravarty,et al.  Layout analysis to extract open nets caused by systematic failure mechanisms , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).

[15]  Wojciech Maly,et al.  Current signatures [VLSI circuit testing] , 1996, Proceedings of 14th VLSI Test Symposium.

[16]  Wojciech Maly,et al.  Yield estimation model for VLSI artwork evaluation , 1983 .

[17]  M. Lousberg,et al.  On Electrical Fault Diagnosis in Full-Scan Circuits , 2001 .

[18]  F. Joel Ferguson,et al.  Sandia National Labs , 2022 .

[19]  D. Boning,et al.  Statistical metrology - measurement and modeling of variation for advanced process development and design rule generation , 1998 .

[20]  Kenneth M. Butler,et al.  So what is an optimal test mix? A discussion of the SEMATECH methods experiment , 1997, Proceedings International Test Conference 1997.

[21]  J. Khare,et al.  Rapid failure analysis using contamination-defect-fault (CDF) simulation , 1995, Proceedings of International Symposium on Semiconductor Manufacturing.

[22]  Janak H. Patel,et al.  Stuck-at fault: a fault model for the next millennium , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[23]  W. Maly,et al.  Design dependency of yield loss due to tungsten residues in spin on glass based planarization processes , 1997, 1997 IEEE International Symposium on Semiconductor Manufacturing Conference Proceedings (Cat. No.97CH36023).

[24]  F. Joel Ferguson,et al.  Cache RAM inductive fault analysis with fab defect modeling , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[25]  Young-Jun Kwon,et al.  Yield learning via functional test data , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[26]  Duane S. Boning,et al.  Simulating the impact of poly-CD wafer-level and die-level variation on circuit performance , 1997, 1997 2nd International Workshop on Statistical Metrology.

[27]  Kurt Keutzer,et al.  Impact of spatial intrachip gate length variability on theperformance of high-speed digital circuits , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[28]  Atul Patel,et al.  Failure analysis of timing and IDDq-only failures from the SEMATECH test methods experiment , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[29]  Wojciech Maly,et al.  Current signatures for integrated circuit test strategy advisor , 1998 .

[30]  A.J. Strojwas,et al.  Using spatial information to analyze correlations between test structure data , 1990, International Conference on Microelectronic Test Structures.

[31]  Andrzej J. Strojwas,et al.  Accurate prediction of kill ratios based on KLA defect inspection and critical area analysis , 1996, Advanced Lithography.

[32]  John Paul Shen,et al.  Systematic Characterization of Physical Defects for Fault Analysis of MOS IC Cells , 1984, ITC.

[33]  Wojciech Maly,et al.  Process monitoring oriented IC testing , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.

[34]  Andrzej J. Strojwas,et al.  Predictive yield modeling of VLSIC's , 2000, 2000 5th International Workshop on Statistical Metrology (Cat.No.00TH8489.

[35]  Tracy Larrabee,et al.  Diagnosing realistic bridging faults with single stuck-at information , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[36]  Wojciech Maly,et al.  Computer-aided design for VLSI circuit manufacturability , 1990, Proc. IEEE.

[37]  K. Bowman,et al.  Impact of extrinsic and intrinsic parameter fluctuations on CMOS circuit performance , 2000, IEEE Journal of Solid-State Circuits.

[38]  Wojciech Maly,et al.  Manufacturability analysis environment-MAPEX , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.

[39]  John Paul Shen,et al.  Inductive Fault Analysis of MOS Integrated Circuits , 1985, IEEE Design & Test of Computers.

[40]  Andrzej J. Strojwas,et al.  VLSI Yield Prediction and Estimation: A Unified Framework , 1986, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[41]  Wojciech Maly,et al.  Fault tuples in diagnosis of deep-submicron circuits , 2002, Proceedings. International Test Conference.

[42]  Rosa Rodríguez-Montañés,et al.  Resistance characterization for weak open defects , 2002, IEEE Design & Test of Computers.