10-Gbps, 5.3-mW Optical Transmitter and Receiver Circuits in 40-nm CMOS

We describe transmitter and receiver circuits for a 10-Gbps single-ended optical link in a 40-nm CMOS technology. The circuits are bonded using low-parasitic micro-solder bumps to silicon photonic devices on a 130-nm SOI platform. The transmitter drives oval resonant ring modulators with a 2-V swing and employs static thermal tuners to compensate for optical device process variations. The receiver is based on a transimpedance amplifier (TIA) with 4-kΩ gain and designed for an input power of - 15 dBm, a photodiode responsivity of 0.7 A/W, and an input extinction ratio of 6 dB. It employs a pair of interleaved clocked sense-amplifiers for voltage slicing and uses a DLL with phase adjustment for centering the clock in the data eye. Periodic calibration allows for adjustment of both voltage and timing margins. At 10 Gbps, the transmitter extinction ratio exceeds 7 dB and, excluding thermal tuning and laser power, it consumes 1.35 mW. At the same datarate, the receiver consumes 3.95 mW. On-chip PRBS generators and checkers with 231-1 sequences confirm operation at a BER better than 10-12.

[1]  J. Cunningham,et al.  Optical proximity communication using reflective mirrors. , 2008, Optics express.

[2]  Ken Mai,et al.  The future of wires , 2001, Proc. IEEE.

[3]  H. Thacker,et al.  Exploiting CMOS Manufacturing to Reduce Tuning Requirements for Resonant Optical Devices , 2011, IEEE Photonics Journal.

[4]  John E. Cunningham,et al.  Progress in Low-Power Switched Optical Interconnects , 2011, IEEE Journal of Selected Topics in Quantum Electronics.

[5]  Azita Emami-Neyestanak,et al.  A 90 nm CMOS 16 Gb/s Transceiver for Optical Interconnects , 2008, IEEE Journal of Solid-State Circuits.

[6]  Mark Ingels,et al.  A 1-Gb/s, 0.7-/spl mu/m CMOS optical receiver with full rail-to-rail output swing , 1999 .

[7]  V.G. Oklobdzija,et al.  Improved sense-amplifier-based flip-flop: design and measurements , 2000, IEEE Journal of Solid-State Circuits.

[8]  N. Feng,et al.  Wavelength-tunable silicon microring modulator. , 2010, Optics express.

[9]  Ashok V. Krishnamoorthy,et al.  10 Gbps, 530 fJ/b optical transceiver circuits in 40 nm CMOS , 2011, 2011 Symposium on VLSI Circuits - Digest of Technical Papers.

[10]  Xuezhe Zheng,et al.  Low Vpp, ultralow-energy, compact, high-speed silicon electro-optic modulator. , 2009, Optics express.

[11]  Hans Eberle,et al.  Capacitive Coupled Communication , 2010 .

[12]  H. Thacker,et al.  25Gb/s 1V-driving CMOS ring modulator with integrated thermal tuning. , 2011, Optics express.

[13]  Jason T. S. Liao,et al.  Optical I/O technology for tera-scale computing , 2009, ISSCC 2009.

[14]  A.V. Krishnamoorthy,et al.  Modulator-driver circuits for optoelectronic VLSI , 1997, IEEE Photonics Technology Letters.

[15]  G. Hanke,et al.  A 10 Gb/s silicon bipolar IC for PRBS testing , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[16]  Tadahiro Kuroda,et al.  Inductive Coupled Communications , 2010 .

[17]  R. Ho,et al.  Ultralow Power 80 Gb/s Arrayed CMOS Silicon Photonic Transceivers for WDM Optical Links , 2012, Journal of Lightwave Technology.

[18]  A. A. Abidi.  Gigahertz transresistance amplifiers in fine line NMOS , 1984 .

[19]  E. Alon,et al.  Ultra-efficient 10 Gb/s hybrid integrated silicon photonic transmitter and receiver. , 2011, Optics express.

[20]  Sung Min Park,et al.  1.25-Gb/s regulated cascode CMOS transimpedance amplifier for Gigabit Ethernet applications , 2004, IEEE Journal of Solid-State Circuits.

[21]  S. Palermo,et al.  High-Speed Transmitters in 90nm CMOS for High-Density Optical Interconnects , 2006, 2006 Proceedings of the 32nd European Solid-State Circuits Conference.

[22]  E. Sackinger,et al.  Broadband Circuits for Optical Fiber Communication , 2005 .

[23]  R. Mooney,et al.  A Low-Jitter PLL and Repeaterless Clock Distribution Network for a 20Gb/s Link , 2006, 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers..

[24]  Ashok V. Krishnamoorthy,et al.  Computer Systems Based on Silicon Photonic Interconnects A proposed supercomputer-on-a-chip with optical interconnections between processing elements will require development of new lower-energy optical components and new circuit architectures that match electrical datapaths to complementary optical , 2009 .

[25]  Xuezhe Zheng,et al.  High-speed and compact silicon modulator based on a racetrack resonator with a 1 V drive voltage. , 2010, Optics letters.

[26]  A.A. Abidi,et al.  Phase Noise and Jitter in CMOS Ring Oscillators , 2006, IEEE Journal of Solid-State Circuits.

[27]  N. Feng,et al.  High-speed Ge photodetector monolithically integrated with large cross-section silicon-on-insulator waveguide , 2009 .

[28]  Cédric Lauradoux,et al.  Parallel Generation of-Sequences , 2008 .

[29]  J.G. Maneatis,et al.  Low-jitter and process independent DLL and PLL based on self biased techniques , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[30]  N. Feng,et al.  Vertical p-i-n germanium photodetector with high external responsivity integrated with large core Si waveguides. , 2010, Optics express.

[31]  M. Tomisaka,et al.  Development of advanced 3D chip stacking technology with ultra-fine interconnection , 2001, 2001 Proceedings. 51st Electronic Components and Technology Conference (Cat. No.01CH37220).

[32]  M. Lipson,et al.  Compact Electro-Optic Modulators on a Silicon Chip , 2006, IEEE Journal of Selected Topics in Quantum Electronics.

[33]  Dan Dobberpuhl.  The design of a high performance low power microprocessor , 1996, Proceedings of 1996 International Symposium on Low Power Electronics and Design.

[34]  Xuezhe Zheng,et al.  Highly-efficient thermally-tuned resonant optical filters. , 2010, Optics express.

[35]  W. J. McFarland,et al.  1-Gword/s pseudorandom word generator , 1989 .

[36]  G. Masini,et al.  High-Speed Near Infrared Optical Receivers Based on Ge Waveguide Photodetectors Integrated in a CMOS Process , 2008 .

[37]  R. Ho,et al.  Integration and Packaging of a Macrochip With Silicon Nanophotonic Links , 2011, IEEE Journal of Selected Topics in Quantum Electronics.

[38]  James G. Mitchell,et al.  Flip-chip integrated silicon photonic bridge chips for sub-picojoule per bit optical links , 2010, 2010 Proceedings 60th Electronic Components and Technology Conference (ECTC).

[39]  M. Ingels,et al.  A 1-Gb/s, 0.7-μm CM+ OS optical receiver with full rail-to-rail output swing , 1999, IEEE J. Solid State Circuits.

[40]  R. G. Meyer,et al.  A wide-band low-noise monolithic transimpedance amplifier , 1986 .

[41]  R. Ho,et al.  Proximity communication , 2004, IEEE Journal of Solid-State Circuits.

[42]  Ron Ho,et al.  Applications of on-chip samplers for test and measurement of integrated circuits , 1998, 1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.98CH36215).

[43]  Ashok V. Krishnamoorthy,et al.  Hybrid integration of silicon nanophotonics with 40nm-CMOS VLSI drivers and receivers , 2011, 2011 IEEE 61st Electronic Components and Technology Conference (ECTC).

[44]  Y. Arakawa,et al.  First demonstration of high density optical interconnects integrated with lasers, optical modulators and photodetectors on a single silicon substrate , 2011, 2011 37th European Conference and Exhibition on Optical Communication.

[45]  Eduard Säckinger.  Broadband Circuits for Optical Fiber Communication: Säckinger/Broadband , 2005 .

[46]  Daniel W. Dobberpuhl,et al.  The Design of a High Performance Low Power Microprocessor , 1996, ESSCIRC '96: Proceedings of the 22nd European Solid-State Circuits Conference.

[47]  D. Kossives,et al.  3-D integration of MQW modulators over active submicron CMOS circuits: 375 Mb/s transimpedance receiver-transmitter circuit , 1995, IEEE Photonics Technology Letters.

[48]  Ashok V. Krishnamoorthy,et al.  1 Gbit/s CMOS photoreceiver with integrated detector operating at 850 nm , 1998 .

[49]  Xuezhe Zheng,et al.  Optical Proximity Communication in packaged SiPhotonics , 2008, 2008 5th IEEE International Conference on Group IV Photonics.

[50]  Alexander V. Rylyakov,et al.  25Gb/s 3.6pJ/b and 15Gb/s 1.37pJ/b VCSEL-based optical links in 90nm CMOS , 2012, 2012 IEEE International Solid-State Circuits Conference.

[51]  Ashok V. Krishnamoorthy,et al.  Digitally-assisted analog circuits for a 10 Gbps, 395 fJ/b optical receiver in 40 nm CMOS , 2011, IEEE Asian Solid-State Circuits Conference 2011.

[52]  Ron Ho,et al.  Clocking Links in Multi-chip Packages: A Case Study , 2010, 2010 18th IEEE Symposium on High Performance Interconnects.