Design and implementation of a inter-chip bridge in a Multi-core SoC
暂无分享,去创建一个
[1] Sudhakar Yalamanchili,et al. Interconnection Networks: An Engineering Approach , 2002 .
[2] Kees Goossens,et al. AEthereal network on chip: concepts, architectures, and implementations , 2005, IEEE Design & Test of Computers.
[3] Henry Hoffmann,et al. The Raw Microprocessor: A Computational Fabric for Software Circuits and General-Purpose Programs , 2002, IEEE Micro.
[4] Alain Greiner,et al. SPIN: a scalable, packet switched, on-chip micro-network , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.
[5] Axel Jantsch,et al. The Nostrum backbone-a communication protocol stack for Networks on Chip , 2004, 17th International Conference on VLSI Design. Proceedings..
[6] Sujit Dey,et al. On-chip communication architecture for OC-768 network processors , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).
[7] Hoi-Jun Yoo,et al. Low-power network-on-chip for high-performance SoC design , 2006, IEEE Trans. Very Large Scale Integr. Syst..
[8] Kees Goossens,et al. Concepts and Implementation of the Philips Network-on-Chip , 2003 .
[9] Jens Sparsø,et al. Implementation of guaranteed services in the MANGO clockless network-on-chip , 2006 .
[10] Jaehyuk Huh,et al. Exploiting ILP, TLP, and DLP with the polymorphous TRIPS architecture , 2003, ISCA '03.
[11] Jari Nurmi,et al. Proteo: A New Approach t o Network-on-Chip , 2002 .