Verification on port connections

In a system-on-a-chip (SOC) design, several to hundreds of design blocks or intellectual properties (IPs) are integrated to form a complex function. Prior to verify the functionality of the integrated IPs, it is very important to ensure the correctness of the port connections among these IPs. This work addresses the problem of verification on port connections while IPs are integrated into a larger block or a system, and presents a new connection model and the corresponding error model for port connections. An algorithm providing the minimum pattern set and a general verification flow used to verify port connections are also proposed.

[1]  Gordon D. Robinson,et al.  Interconnect testing of boards with partial boundary scan , 1990, Proceedings. International Test Conference 1990.

[2]  Melvin A. Breuer,et al.  MAXIMAL DIAGNOSIS FOR WIRING NETWORKS , 1991, 1991, Proceedings. International Test Conference.

[3]  William H. Kautz,et al.  Testing for Faults in Wiring Networks , 1974, IEEE Transactions on Computers.

[4]  Wu-Tung Cheng,et al.  Optimal diagnostic methods for wiring interconnects , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Vinod K. Agarwal,et al.  Testing and diagnosis of interconnects using boundary scan architecture , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.

[6]  Najmi T. Jarwala,et al.  A new framework for analyzing test generation and diagnosis algorithms for wiring interconnects , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.

[7]  W. R. Moore,et al.  Testing interconnects: a pin adjacency approach , 1993, Proceedings ETC 93 Third European Test Conference.

[8]  Jing-Yang Jou,et al.  On automatic-verification pattern generation for SoC withport-order fault model , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  W. Kent Fuchs,et al.  Optimal interconnect diagnosis of wiring networks , 1995, IEEE Trans. Very Large Scale Integr. Syst..

[10]  Najmi T. Jarwala,et al.  A unified theory for designing optimal test generation and diagnosis algorithms for board interconnects , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.