An efficient power reduction technique for flash ADC

An efficient power reduction technique for CMOS flash analog-to-digital converter (ADC) is presented. As an example of 6-bit flash ADC, we use three extra comparators in our design to divide the next stage into four sections and control timing signal whether can proceed to the 63 original comparators or not. With a timing period, only two sections of the comparators are allowed to operate, which achieve the aim of the low power consumption. Experimental results show that this new method consumes about 17.05mW at 200 MHz with 3.3V supply voltage in TSMC 0.35μm 2P4M process. Compared with the traditional flash ADC, our low power method can reduce up to 76.4% in power consumption. The DNL of our proposed flash ADC is within 0.2LSB/−0.5LSB, and the INL is within 0.7LSB/−0.3LSB. The chip area occupies 0.8×1.4mm2 with I/O pads.

[1]  Tatsuji Matsuura,et al.  Key Technologies for Miniaturization and Power Reduction of Analog-to-Digital Converters for Video Use , 2006, IEICE Trans. Electron..

[2]  Asad A. Abidi,et al.  A 6 b 1.3 GSample/s A/D converter in 0.35 μm CMOS , 2001 .

[3]  M. Vertregt,et al.  A 6b 1.6 Gsample/s flash ADC in 0.18 /spl mu/m CMOS using averaging termination , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[4]  S. Pavan,et al.  A Distortion Compensating Flash Analog-to-Digital Conversion Technique , 2006, IEEE Journal of Solid-State Circuits.

[5]  M. Vertregt,et al.  A 6b 1.6GSample/s flash ADC in 0.18/spl mu/m CMOS using averaging termination , 2002 .

[6]  A. Abidi,et al.  A 6 b 1.3 GSample/s A/D converter in 0.35 /spl mu/m CMOS , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[7]  Minkyu Song,et al.  An 8-bit 200 MSPS CMOS A/D converter for analog interface module of TFT-LCD driver , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[8]  Jun Terada,et al.  8-mW, 1-V, 100-Msps, 6-bit A/D converter using a transconductance latched comparator , 2000, Proceedings of Second IEEE Asia Pacific Conference on ASICs. AP-ASIC 2000 (Cat. No.00EX434).

[9]  K. Uyttenhove,et al.  A 1.8-V 6-bit 1.3-GHz flash ADC in 0.25-μm CMOS , 2003, IEEE J. Solid State Circuits.

[10]  Yuh-Shyan Hwang,et al.  New power saving design method for CMOS flash ADC , 2004, The 2004 47th Midwest Symposium on Circuits and Systems, 2004. MWSCAS '04..