A Low-Jitter Synchronous Clock Distribution Scheme Using a DAC Based PLL

A low-jitter clock is essential to achieve high performance in a large scale system of distributed sensors. We propose to use a low cost DAC, VCXO and FPGA counter to generate distributed synchronous clocks. The new system called digital distributed synchronous clock (DDSC) can reduce the jitter to 14.6 ps, a 60% reduction from 36.5 ps in a traditional PLL. When these two clocks are used as the source for a 24-bit ADC system, the result shows that DDSC makes the total harmonic distortion (THD) decrease dramatically from -106 dB with PLL to -117 dB.

[1]  P. Larsson,et al.  Measurements and analysis of PLL jitter caused by digital switching noise , 2001, Proceedings of the 26th European Solid-State Circuits Conference.

[2]  PLL noise reduction circuit to stabilize the disturbed clock pulse due to noise , 1998, 1998 IEEE EMC Symposium. International Symposium on Electromagnetic Compatibility. Symposium Record (Cat. No.98CH36253).

[3]  Hannu Tenhunen,et al.  Analysis of Clock Jitter Effects in Wideband Sigma-Delta Modulators for RF-Applications , 2004 .

[4]  Sassan Tabatabaei,et al.  Jitter spectrum analysis using continuous time interval analyzer (CTIA) , 2005, IEEE International Conference on Test, 2005..

[5]  S. Meier,et al.  IEEE 1588 syntonization and synchronization functions completely realized in hardware , 2008, 2008 IEEE International Symposium on Precision Clock Synchronization for Measurement, Control and Communication.

[6]  G. Gaderer,et al.  Limits of synchronization accuracy using hardware support in IEEE 1588 , 2008, 2008 IEEE International Symposium on Precision Clock Synchronization for Measurement, Control and Communication.

[7]  Payam Heydari.  Analysis of the PLL jitter due to power/ground and substrate noise , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  A. Ademaj,et al.  Time-Triggered Ethernet and IEEE 1588 Clock Synchronization , 2007, 2007 IEEE International Symposium on Precision Clock Synchronization for Measurement, Control and Communication.

[9]  S. Stock.  Implementing advanced timing and synchronization architectures in PXI systems , 2005, IEEE Autotestcon, 2005..

[10]  V. Kroupa,et al.  Noise Properties of PLL Systems , 1982, IEEE Trans. Commun..

[11]  Michael R. Ownby,et al.  Analysis of Accumulated Jitter in a Digital Transmission System , 1987, MILCOM 1987 - IEEE Military Communications Conference - Crisis Communications: The Promise and Reality.

[12]  David L. Mills,et al.  Using the Network Time Protocol (NTP) to transmit International Atomic Time (TAI) , 2000 .

[13]  Christodoulos Chamzas,et al.  Analysis of Jitter Peaking Effects in Digital Long-Haul Transmission Systems Using SAW-Filter Retiming , 1985, IEEE Trans. Commun..