Reliable and Secure Chip Level Communication by residue number System Code

Residue Number System (RNS) is an integer and non weighted number system that is useful tool for Digital Signal Processing (DSP) since it can support parallel, carry-free, high-speed and low power arithmetic. Redundant Residue Number System is an extension of RNS which also supports error detection and correction. The Multi-Level Residue Number System uses the new Residue Number System for each modulo, so in the relation of decreasing modulo the speed of operation is increased. By the combination of those systems we purpose a new numeric system which supports parallel and high speed computations, restricted carry propagation and reliable communications. This system also supports high error detection and correction capabilities. Because of design challenge of future nanoscale regime, on-chip networks have been proposed as a solution. As technology scales toward deep submicron, on-chip interconnects are becoming more sensitive to noise sources such as crosstalk or power supply noise. Therefore error detection and correction is one of the major properties of future on-chip micro networks. In this paper we propose using Redundant Multi-Level Residue Number System to increase the data transmission reliability in on-chip networks. This method achieves more optimizations in the terms of data security, error detection and correction, high speed data transmission and computation.

[1]  H. M. Yassine.  Hierarchical residue numbering system suitable for VLSI arithmetic architectures , 1992, [Proceedings] 1992 IEEE International Symposium on Circuits and Systems.

[2]  Yervant Zorian,et al.  Introducing Core-Based System Design , 1997, IEEE Des. Test Comput..

[3]  Luca Benini,et al.  Powering networks on chips , 2001, International Symposium on System Synthesis (IEEE Cat. No.01EX526).

[4]  Eric Peeters,et al.  Parallel FPGA implementation of RSA with residue number systems - can side-channel threats be avoided? , 2003, 2003 46th Midwest Symposium on Circuits and Systems.

[5]  Richard Conway,et al.  Improved RNS FIR filter architectures , 2004, IEEE Transactions on Circuits and Systems II: Express Briefs.

[6]  H. Krishna,et al.  A coding theory approach to error control in redundant residue number systems. I. Theory and single error correction , 1992 .

[7]  B. Parhami.  RNS representations with redundant residues , 2001, Conference Record of Thirty-Fifth Asilomar Conference on Signals, Systems and Computers (Cat.No.01CH37256).

[8]  Axel Jantsch,et al.  A network on chip architecture and design methodology , 2002, Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002.

[9]  Naresh R. Shanbhag,et al.  Toward achieving energy efficiency in presence of deep submicron noise , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[10]  Antonio García,et al.  U. Meyer-Baese, A. Lloris: Fast RNS FPL-based Communications Receiver Design and Implementation , 2002, FPL.

[11]  Michael A. Soderstrand,et al.  Residue number system arithmetic: modern applications in digital signal processing , 1986 .

[12]  Luca Benini,et al.  Networks on Chips : A New SoC Paradigm , 2022 .

[13]  Piero Maestrini,et al.  Error Correcting Properties of Redundant Residue Number Systems , 1973, IEEE Transactions on Computers.

[14]  K. Navi,et al.  New Design of RNS Subtractor for modulo 2n+ 1 , 2006, 2006 2nd International Conference on Information & Communication Technologies.

[15]  David Mandelbaum.  MANDELBAUM : ERROR CORRECTION IN RESIDUE ARITHMETIC , 2022 .

[16]  K. Navi,et al.  A Simplified Modulo (2n-1) Squaring Scheme for Residue Number System , 2005, EUROCON 2005 - The International Conference on "Computer as a Tool".

[17]  Behrooz Parhami,et al.  Computer arithmetic - algorithms and hardware designs , 1999 .

[18]  Axel Jantsch,et al.  The Nostrum backbone-a communication protocol stack for Networks on Chip , 2004, 17th International Conference on VLSI Design. Proceedings..

[19]  Lie-Liang Yang,et al.  Redundant residue number system based error correction codes , 2001, IEEE 54th Vehicular Technology Conference. VTC Fall 2001. Proceedings (Cat. No.01CH37211).

[20]  Eisuke Kinoshita,et al.  A Residue Arithmetic Extension for Reliable Scientific Computation , 1997, IEEE Trans. Computers.

[21]  Naresh R. Shanbhag,et al.  A Mathematical Basis For Power-Reduction In Digital VLSI Systems , 1997 .

[22]  Lie-Liang Yang,et al.  A redundant residue number system coded burst-by-burst adaptive joint-detection based CDMA speech transceiver , 2006, IEEE Transactions on Vehicular Technology.

[23]  Laurent Imbert,et al.  a full RNS implementation of RSA , 2004, IEEE Transactions on Computers.

[24]  R. W. Watson,et al.  Self-checked computation using residue arithmetic , 1966 .

[25]  H. Krishna,et al.  A coding theory approach to error control in redundant residue number systems. II. Multiple error detection and correction , 1992 .

[26]  K. Navi,et al.  A New Moduli Set for Residue Number System: {rn 2,rn 1,rn} , 2007, 2007 International Conference on Electrical Engineering.

[27]  Jean-Marc Daveau,et al.  Automating the Design of SOCs Using Cores , 2001, IEEE Des. Test Comput..

[28]  Alexander Skavantzos,et al.  Implementation issues of the two-level residue number system with pairs of conjugate moduli , 1999, IEEE Trans. Signal Process..