A comparative study of STT-MTJ based non-volatile flip-flops

In this paper, we categorize STT-MTJ based non-volatile flip-flops (NV-FF) into two basic structures: merged latch and sensing circuit (MLS) structure and separated latch and sensing circuit (SLS) structure. We also analyze the two structures with various types of sensing and write circuits. HSPICE simulation results using the industry-compatible 45-nm model parameter shows the SLS structure has better performance according to D-Q delay, PDP, and sensing current than the MLS structure because the SLS structure can optimize the FF operation and the sensing operation independently. Among various types of sensing circuit, the cross coupled inverter based sensing circuit including two MTJs and the single ended sensing circuit including two MTJs show better performances on low sensing current and high yield.

[1]  Weisheng Zhao,et al.  High Speed, High Stability and Low Power Sensing Amplifier for MTJ/CMOS Hybrid Logic Circuits , 2009, IEEE Transactions on Magnetics.

[2]  Shoji Ikeda,et al.  A 32-Mb SPRAM With 2T1R Memory Cell, Localized Bi-Directional Write Driver and `1'/`0' Dual-Array Equalized Reference Scheme , 2010, IEEE Journal of Solid-State Circuits.

[3]  S. Watts,et al.  Latest Advances and Roadmap for In-Plane and Perpendicular STT-RAM , 2011, 2011 3rd IEEE International Memory Workshop (IMW).

[4]  Seong-Ook Jung,et al.  A Magnetic Tunnel Junction Based Zero Standby Leakage Current Retention Flip-Flop , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[5]  Yusuke Shuto,et al.  Nonvolatile delay flip-flop using spin-transistor architecture with spin transfer torque MTJs for power-gating systems , 2011 .

[6]  E. Belhaire,et al.  A non-volatile flip-flop in magnetic FPGA chip , 2006, International Conference on Design and Test of Integrated Systems in Nanoscale Technology, 2006. DTIS 2006..

[7]  S. Ikeda,et al.  2 Mb SPRAM (SPin-Transfer Torque RAM) With Bit-by-Bit Bi-Directional Current Write and Parallelizing-Direction Current Read , 2008, IEEE Journal of Solid-State Circuits.

[8]  Takahiro Hanyu,et al.  TMR-Based Logic-in-Memory Circuit for Low-Power VLSI , 2004, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..

[9]  Hyungsoon Shin,et al.  The 3-Bit Gray Counter Based on Magnetic-Tunnel-Junction Elements , 2007, IEEE Transactions on Magnetics.

[10]  Seong-Ook Jung,et al.  An MTJ‐based non‐volatile flip‐flop for high‐performance SoC , 2014, Int. J. Circuit Theory Appl..

[11]  S. Watts,et al.  Non-volatile Spin-Transfer Torque RAM (STT-RAM): An analysis of chip data, thermal stability and scalability , 2010, 2010 IEEE International Memory Workshop.

[12]  Seong-Ook Jung,et al.  MTJ based non-volatile flip-flop in deep submicron technology , 2011, 2011 International SoC Design Conference.

[13]  Lionel Torres,et al.  Ultra Compact Non-volatile Flip-Flop for Low Power Digital Circuits Based on Hybrid CMOS/Magnetic Technology , 2011, PATMOS.

[14]  K. H. Ploog,et al.  Programmable computing with a single magnetoresistive element , 2003, Nature.

[15]  Weisheng Zhao,et al.  Spin-MTJ based Non-volatile Flip-Flop , 2007, 2007 7th IEEE Conference on Nanotechnology (IEEE NANO).

[16]  Shoji Ikeda,et al.  2Mb Spin-Transfer Torque RAM (SPRAM) with Bit-by-Bit Bidirectional Current Write and Parallelizing-Direction Current Read , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.