Body-contacted SOI MOSFET structure and its application to DRAM

A body-contacted (BC) SOI MOSFET structure without the floating-body effect is proposed and successfully demonstrated. The key idea of the proposed structure is that the field oxide does not consume the silicon film on buried oxide completely, so that the well contact can suppress the body potential increase in SOI MOSFET through the remaining silicon film between the field oxide and buried oxide. The junction capacitance of the proposed structure which ensures high-speed operation can also maintain that of the conventional thin-film SOI MOSFET at about 0.5 V. The measured device characteristics show the suppressed floating-body effect as expected. A 64 Mb SOI DRAM chip with the proposed BC-SOI structure has been also fabricated successfully. As compared with bulk MOSFET's, the proposed SOI MOSFET's have a unique degradation-rate coefficient that increases with increasing stress voltage and have better ESD susceptibility. In addition, it should be noted that the proposed SOI MOSFET's have a fully bulk CMOS compatible layout and process.

[1]  Jerry G. Fossum,et al.  Analysis and control of floating-body bipolar effects in fully depleted submicrometer SOI MOSFET's , 1991 .

[2]  Chenming Hu,et al.  SOI/bulk hybrid technology on SIMOX wafers for high performance circuits with good ESD immunity , 1995, IEEE Electron Device Letters.

[3]  G. Groeseneken,et al.  Consistent model for the hot-carrier degradation in n-channel and p-channel MOSFETs , 1988 .

[4]  T. Iwamatsu,et al.  CAD-compatible high-speed CMOS/SIMOX gate array using field-shield isolation , 1995 .

[5]  Myung-Hee Nam,et al.  Body-contacted SOI MOSFET structure with fully bulk CMOS compatible layout and process , 1997 .

[6]  T. Watanabe,et al.  Elimination of bipolar-induced breakdown in fully-depleted SOI MOSFETs , 1992, 1992 International Technical Digest on Electron Devices Meeting.

[7]  C. Duvvury,et al.  ESD: a pervasive reliability concern for IC technologies , 1993 .

[8]  Jerry G. Fossum,et al.  A physical charge-based model for non-fully depleted SOI MOSFET's and its use in assessing floating-body effects in SOI CMOS circuits , 1995 .

[9]  K.A. Jenkins,et al.  Suppression of the SOI floating-body effects by linked-body device structure , 1996, 1996 Symposium on VLSI Technology. Digest of Technical Papers.

[10]  Kazuya Matsuzawa,et al.  Technology trends of silicon-on-insulator-its advantages and problems to be solved , 1994, Proceedings of 1994 IEEE International Electron Devices Meeting.

[11]  M. Orlowski,et al.  Parameter correlation and modeling of the power-law relationship in MOSFET hot-carrier degradation , 1990, IEEE Electron Device Letters.

[12]  Fukashi Morishita,et al.  Leakage mechanism due to floating body and countermeasure on dynamic retention mode of SOI-DRAM , 1995, 1995 Symposium on VLSI Technology. Digest of Technical Papers.

[13]  N. M. Kalkhoran,et al.  Improvement of breakdown voltage and off-state leakage in Ge-implanted SOI n-MOSFETs , 1993, Proceedings of IEEE International Electron Devices Meeting.