FEXT Crosstalk Cancellation for High-Speed Serial Link Design

We have proposed and verified an efficient architecture for a high-speed I/O transceiver design that implements far-end crosstalk (FEXT) cancellation. In this design, TX pre-emphasis, used traditionally to reduce ISI, is combined with FEXT cancellation at the transmitter to remove crosstalk-induced jitter and interference. The architecture has been verified via simulation models based on channel measurement. A prototype implementation of a 12.8Gbps source-synchronous serial link transmitter has been developed in TSMC's 0.18mum CMOS technology. The proposed design consists of three 12.8Gbps data lines that uses a half-rate PLL clock of 6.4GHz. The chip includes a PRBS generator to simplify multi-lane testing. Simulation results show that, even with a 2times reduction in line separation, FEXT cancellation can successfully reduce jitter by 51.2 %UI and widen the eye by 14.5%. The 2.5 times 1.5 mm2 core consumes 630mW per lane at 12.8Gbps with a 1.8V supply

[1]  A. Hajimiri,et al.  Cancellation of crosstalk-induced jitter , 2006, IEEE Journal of Solid-State Circuits.

[2]  Gerald E. Sobelman,et al.  Accurate Prediction of Jitter Tolerance in High-Speed Serial Links , 2005 .

[3]  C.W. Werner,et al.  A 2 Gb/s/pin 4-PAM parallel bus interface with transmit crosstalk cancellation, equalization, and integrating receivers , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[4]  Behzad Razavi.  Design of intergrated circuits for optical communications , 2002 .

[5]  William J. Dally,et al.  CMOS high-speed I/Os - present and future , 2003, Proceedings 21st International Conference on Computer Design.

[6]  Christer Svensson,et al.  Time domain modeling of lossy interconnects , 2001, ECTC 2001.

[7]  Brian Young.  Digital Signal Integrity: Modeling and Simulation with Interconnects and Packages , 2000 .

[8]  A. Hajimiri,et al.  Data-dependent jitter and crosstalk-induced bounded uncorrelated jitter in copper interconnects , 2004, 2004 IEEE MTT-S International Microwave Symposium Digest (IEEE Cat. No.04CH37535).

[9]  William J. Dally,et al.  Digital systems engineering , 1998 .