Fixed-point Multiplication and Division in the Logarithmic Number System : a Way to Low-Power Design

In this article we present the use of the logarithmic number system (LNS) to implement fixed-point multiplication and division. LNS has recently attracted the interest of researchers for its low-power properties. The reduction of power dissipation in LNS arises from the simplification of basic arithmetic operations. In this paper we give a survey of the recently proposed digital circuits for logarithm and anti-logarithm conversion and multiplication and division in LNS. We also compare these methods in terms of accuracy, area, time and power. Finally, we give an overview of the real world applications that benefit form the use of LNS arithmetic.

[1]  Javier Valls-Coquillat,et al.  Low Cost Hardware Implementation of Logarithm Approximation , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[2]  Davide De Caro,et al.  Efficient Logarithmic Converters for Digital Signal Processing Applications , 2011, IEEE Transactions on Circuits and Systems II: Express Briefs.

[3]  Patricio Bulic,et al.  A simple pipelined logarithmic multiplier , 2010, 2010 IEEE International Conference on Computer Design.

[4]  Fred J. Taylor,et al.  A 20 Bit Logarithmic Number System Processor , 1988, IEEE Trans. Computers.

[5]  T. Stouraitis,et al.  Signal activity and power consumption reduction using the logarithmic number system , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[6]  Patricio Bulic,et al.  Applicability of approximate multipliers in hardware neural networks , 2012, Neurocomputing.

[7]  ERNEST L. HALL,et al.  Generation of Products and Quotients Using Approximate Binary Logarithms for Digital Filtering Applications , 1970, IEEE Transactions on Computers.

[8]  Earl E. Swartzlander,et al.  Sign/Logarithm Arithmetic for FFT Implementation , 1983, IEEE Transactions on Computers.

[9]  Vassilis Paliouras,et al.  Considering the alternatives in low-power design , 2001 .

[10]  N. Ranganathan,et al.  An efficient and accurate logarithmic multiplier based on operand decomposition , 2006, 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06).

[11]  Khalid H. Abed,et al.  CMOS VLSI Implementation of a Low-Power Logarithmic Converter , 2003, IEEE Trans. Computers.

[12]  David G. Chinnery,et al.  Low power multiplication algorithm for switching activity reduction through operand decomposition , 2003, Proceedings 21st International Conference on Computer Design.

[13]  D.J. Mclaren,et al.  Improved Mitchell-based logarithmic multiplier for low-power DSP applications , 2003, IEEE International [Systems-on-Chip] SOC Conference, 2003. Proceedings..

[14]  V. Mahalingam,et al.  Improving Accuracy in Mitchell's Logarithmic Multiplication Using Operand Decomposition , 2006, IEEE Transactions on Computers.

[15]  Patricio Bulic,et al.  An iterative logarithmic multiplier , 2011, Microprocess. Microsystems.

[16]  Khalid H. Abed,et al.  VLSI Implementation of a Low-Power Antilogarithmic Converter , 2003, IEEE Trans. Computers.

[17]  Patricio Bulic,et al.  Logarithmic Multiplier in Hardware Implementation of Neural Networks , 2011, ICANNGA.

[18]  K.H. Abed,et al.  VLSI Implementations of Low-Power Leading-One Detector Circuits , 2006, Proceedings of the IEEE SoutheastCon 2006.

[19]  Hoi-Jun Yoo,et al.  A 231-MHz, 2.18-mW 32-bit Logarithmic Arithmetic Unit for Fixed-Point 3-D Graphics System , 2005, IEEE Journal of Solid-State Circuits.

[20]  Hoi-Jun Yoo,et al.  A 231MHz, 2.18mW 32-bit Logarithmic Arithmetic Unit for Fixed-Point 3D Graphics System , 2005, 2005 IEEE Asian Solid-State Circuits Conference.

[21]  Earl E. Swartzlander,et al.  The Sign/Logarithm Number System , 1975, IEEE Transactions on Computers.

[22]  John N. Mitchell,et al.  Computer Multiplication and Division Using Binary Logarithms , 1962, IRE Trans. Electron. Comput..