An investigation into the shared buffer architecture for SoC implementation

The asynchronous nature of packet based communication demands efficient management of buffer resources at network nodes. Shared buffer architectures consequently become one of the dominating constructs of modern routers and switches. The paper investigates new and existing shared buffer architectures that are suitable for the emerging SoC technologies.