A 2 mW, 50 dB DR, 10 MHz BW 5 $\times$ Interleaved Bandpass Delta-Sigma Modulator at 50 MHz IF

A 2 mW 50 dB-DR 10 MHz-BW bandpass (BP) delta-sigma (ΔΣ) modulator for a digital-IF receiver is presented. It is based on a power-efficient time-interleaved (TI) architecture, which uses a recursive loop and a feed-forward topology. To further improve its power-efficiency, the ADC employs inverter-based OTAs with the help of auxiliary inverters for extra gain. A 0.55 mm2 chip is fabricated in a 0.18 μm CMOS process. Measurements show that the prototype five-path TI BP ΔΣ modulator achieves 50 dB DR and 46 dB SNDR with 10 MHz bandwidth at 50 MHz IF while dissipating only 2 mW.

[1]  Bram Nauta,et al.  A CMOS transconductance-C filter technique for very high frequencies , 1992 .

[2]  Franco Maloberti,et al.  A wide-band 280-MHz four-path time-interleaved bandpass sigma-delta modulator , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[3]  Youngcheol Chae,et al.  Low Voltage, Low Power, Inverter-Based Switched-Capacitor Delta-Sigma Modulator , 2009, IEEE Journal of Solid-State Circuits.

[4]  Eric A. M. Klumperink,et al.  Tunable High-Q N-Path Band-Pass Filters: Modeling and Verification , 2011, IEEE Journal of Solid-State Circuits.

[5]  Jacques C. Rudell,et al.  A 0.8–2 GHz Fully-Integrated QPLL-Timed Direct-RF-Sampling Bandpass $\Sigma \Delta$ ADC in 0.13 $\mu$m CMOS , 2012, IEEE Journal of Solid-State Circuits.

[6]  Akira Yasuda,et al.  A fourth-order bandpass /spl Delta/-/spl Sigma/ modulator using second-order bandpass noise-shaping dynamic element matching , 2002 .

[7]  Ahmad Mirzaei,et al.  Architectural Evolution of Integrated M-Phase High-Q Bandpass Filters , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  Franco Maloberti,et al.  Gain and offset mismatch calibration in time-interleaved multipath A/D sigma-delta modulators , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[9]  Minho Kwon,et al.  An I/Q-Channel Time-Interleaved Bandpass Sigma–Delta Modulator for a Low-IF Receiver , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[10]  Ahmed Ashry,et al.  A 4th Order 3.6 GS/s RF /spl Sigma//spl Delta/ ADC With a FoM of 1 pJ/bit , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[11]  Hajime Shibata,et al.  A DC-to-1GHz tunable RF ΔΣ ADC achieving DR = 74dB and BW = 150MHz at f0 = 450MHz using 550mW , 2012, 2012 IEEE International Solid-State Circuits Conference.

[12]  Terri S. Fiez,et al.  Calibration of parallel /spl Delta//spl Sigma/ ADCs , 2002 .

[13]  T. Itakura,et al.  A fourth-order bandpass Δ-Σ modulator using second-order bandpass noise-shaping dynamic element matching , 2001, Proceedings of the 27th European Solid-State Circuits Conference.

[14]  Andrea Baschirotto,et al.  Behavioral modeling of switched-capacitor sigma-delta modulators , 2003 .

[15]  Yan Han,et al.  A 0.8-V 230-$\mu$ W 98-dB DR Inverter-Based $\Sigma \Delta$ Modulator for Audio Applications , 2013, IEEE Journal of Solid-State Circuits.

[16]  Christian Vogel,et al.  The impact of combined channel mismatch effects in time-interleaved ADCs , 2005, IEEE Transactions on Instrumentation and Measurement.

[17]  Hajime Shibata,et al.  A DC-to-1 GHz Tunable RF Delta Sigma ADC Achieving DR = 74 dB and BW = 150 MHz at f0 = 450 MHz Using 550 mW , 2012, IEEE J. Solid State Circuits.

[18]  John G. Kauffman,et al.  An 8.5 mW Continuous-Time $\Delta \Sigma $ Modulator With 25 MHz Bandwidth Using Digital Background DAC Linearization to Achieve 63.5 dB SNDR and 81 dB SFDR , 2011, IEEE Journal of Solid-State Circuits.

[19]  D. Allstot,et al.  A 0.8–2 GHz Fully-Integrated QPLL-Timed Direct-RF-Sampling Bandpass ADC in 0.13 m CMOS , 2012 .

[20]  Andrew Adams,et al.  An LC bandpass ΔΣ ADC with 70dB SNDR over 20MHz bandwidth using CMOS DACs , 2012, 2012 IEEE International Solid-State Circuits Conference.

[21]  Sebastian Hoyos,et al.  A Sixth-Order 200 MHz IF Bandpass Sigma-Delta Modulator With Over 68 dB SNDR in 10 MHz Bandwidth , 2010, IEEE Journal of Solid-State Circuits.

[22]  Mohammed Ismail,et al.  Low-distortion bandpass Sigma-Delta modulator for wireless radio receivers , 2005 .

[23]  M. Degrauwe,et al.  Class AB CMOS amplifier micropower SC filters , 1981 .

[24]  Richard Schreier,et al.  A 375-mW quadrature bandpass ΔΣ ADC with 8.5-MHz BW and 90-dB DR at 44 MHz , 2006 .

[25]  Michael P. Flynn,et al.  A 12mW low-power continuous-time bandpass ΔΣ modulator with 58dB SNDR and 24MHz bandwidth at 200MHz IF , 2012, 2012 IEEE International Solid-State Circuits Conference.

[26]  P. Malcovati,et al.  40 MHz IF 1 MHz Bandwidth Two-Path Bandpass ΣΔ Modulator With 72 dB DR Consuming 16 mW , 2008, IEEE Journal of Solid-State Circuits.

[27]  Michiel Steyaert,et al.  A 250 mV 7.5 μW 61 dB SNDR SC ΔΣ Modulator Using Near-Threshold-Voltage-Biased Inverter Amplifiers in 130 nm CMOS , 2012, IEEE Journal of Solid-State Circuits.

[28]  André Bourdoux,et al.  RF-to-Baseband Digitization in 40 nm CMOS With RF Bandpass $\Delta\Sigma$ Modulator and Polyphase Decimation Filter , 2012, IEEE Journal of Solid-State Circuits.

[29]  Bram Nauta,et al.  A 0 . 3 GHz to 1 . 2 GHz tunable 4 th order switched gmC Band-Pass Filter with > 55 dB Ultimate Rejection and out-of-band IIP 3 of + 29 dBm , 2012 .

[30]  Thomas Christen.  A 15-bit 140-$\mu$ W Scalable-Bandwidth Inverter-Based $\Delta \Sigma $ Modulator for a MEMS Microphone With Digital Output , 2013, IEEE Journal of Solid-State Circuits.

[31]  José Manuel de la Rosa,et al.  Sigma-Delta Modulators: Tutorial Overview, Design Guide, and State-of-the-Art Survey , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[32]  Jaewook Kim,et al.  A Time-Based Bandpass ADC Using Time-Interleaved Voltage-Controlled Oscillators , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[33]  B.A. Wooley,et al.  A two-path bandpass sigma-delta modulator with extended noise shaping , 2000, IEEE Journal of Solid-State Circuits.

[34]  S.P. Voinigescu,et al.  A Low-Noise 40-GS/s Continuous-Time Bandpass $\Delta\Sigma$ ADC Centered at 2 GHz for Direct Sampling Receivers , 2007, IEEE Journal of Solid-State Circuits.

[35]  D. Paterson,et al.  A 375mW Quadrature Bandpass /spl Delta//spl Sigma/ ADC with 90dB DR and 8.5MHz BW at 44MHz , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[36]  Michael P. Flynn,et al.  A 12 mW Low Power Continuous-Time Bandpass ΔΣ Modulator With 58 dB SNDR and 24 MHz Bandwidth at 200 MHz IF , 2014, IEEE Journal of Solid-State Circuits.

[37]  Saska Lindfors,et al.  80-MHz bandpass /spl Delta//spl Sigma/ modulators for multimode digital IF receivers , 2003 .

[38]  Ahmed Ashry,et al.  A 4th Order 3.6 GS/s RF $\Sigma\Delta$ ADC With a FoM of 1 pJ/bit , 2013 .