A novel methodology for virtual qualification of IC packages under board level drop test

Board level drop test has become a key qualification test for portable electronic products in recent years. However, actual drop test and sample preparation are very expensive and time-consuming and requiring much manpower in measurement and failure analysis. Because of high demand for short time-to-market, drop test has become a bottleneck for semiconductor and telecommunication industry. In this paper, a novel methodology was developed for virtual qualification of IC packages under drop impact, which offers great advantages of qualifying IC packages in early design stage. The virtual qualification methodology includes drop impact modeling methodology, correlation and reference testing data set, life prediction model, derivation of passing criteria for virtual qualification from actual testing requirements, drop impact performance classification, methodology validation, monitoring, and final virtual qualification implementation. The package can be manufactured immediately after designed and virtually qualified and shipped to customers directly. The virtual qualification shortens development time at least 3 months and saves direct cost of 11kUS dollar per package for sample preparation and manpower to do testing and result analysis as well as high indirect cost.

[1]  Hun Shen Ng,et al.  Drop impact life prediction model for lead-free BGA packages and modules , 2005, EuroSimE 2005. Proceedings of the 6th International Conference on Thermal, Mechanial and Multi-Physics Simulation and Experiments in Micro-Electronics and Micro-Systems, 2005..

[2]  T. Chai,et al.  Finite element modeling of CSP package subjected to board level drop test , 2004, Proceedings of 6th Electronics Packaging Technology Conference (EPTC 2004) (IEEE Cat. No.04EX971).

[3]  Zhaowei Zhong,et al.  Novel numerical and experimental analysis of dynamic responses under board level drop test , 2004, 5th International Conference on Thermal and Mechanical Simulation and Experiments in Microelectronics and Microsystems, 2004. EuroSimE 2004. Proceedings of the.

[4]  Kinuko Mishiro,et al.  Effect of the drop impact on BGA/CSP package reliability , 2002, Microelectron. Reliab..

[5]  Dongji Xie,et al.  Solder joint behavior of area array packages in board level drop for handheld devices , 2003, 53rd Electronic Components and Technology Conference, 2003. Proceedings..

[6]  Zhaowei Zhong,et al.  Modal analysis and dynamic responses of board level drop test , 2003, Proceedings of the 5th Electronics Packaging Technology Conference (EPTC 2003).

[7]  Yi-Shao Lai,et al.  Transient analysis of board-level drop response of lead-free chip-scale packages with experimental verifications , 2004, Proceedings of 6th Electronics Packaging Technology Conference (EPTC 2004) (IEEE Cat. No.04EX971).

[8]  Zhaowei Zhong,et al.  Advanced experimental and simulation techniques for analysis of dynamic responses during drop impact , 2004, 2004 Proceedings. 54th Electronic Components and Technology Conference (IEEE Cat. No.04CH37546).

[9]  Liping Zhu,et al.  Modeling technique for reliability assessment of portable electronic product subjected to drop impact loads , 2003, 53rd Electronic Components and Technology Conference, 2003. Proceedings..

[10]  Jing-en Luan,et al.  Effect of impact pulse parameters on consistency of board level drop test and dynamic responses , 2005, Proceedings Electronic Components and Technology, 2005. ECTC '05..