Data-Reuse and Parallel Embedded Architectures for Low-Power, Real-Time Multimedia Applications

Exploitation of data re-use in combination with the use of custom memory hierarchy that exploits the temporal locality of data accesses may introduce significant power savings, especially for data-intensive applications. The effect of the data-reuse decisions on the power dissipation but also on area and performance of multimedia applications realized on multiple embedded cores is explored. The interaction between the data-reuse decisions and the selection of a certain data-memory architecture model is also studied. As demonstrator a widely-used video processing algorithmic kernel, namely the full search motion estimation kernel, is used. Experimental results prove that improvements in both power and performance can be acquired, when the right combination of data memory architecture model and data-reuse transformation is selected.

[1]  Francky Catthoor,et al.  Custom Memory Management Methodology: Exploration of Memory Organisation for Embedded Multimedia System Design , 1998 .

[2]  Michael J. Flynn,et al.  An area model for on-chip memories and its application , 1991 .

[3]  Konstantinos Konstantinides,et al.  Image and Video Compression Standards: Algorithms and Architectures , 1997 .

[4]  Anantha P. Chandrakasan,et al.  Low-Power CMOS Design , 1997 .

[5]  Hugo De Man,et al.  System-Level Power Optimization of Video Codecs on Embedded Cores: A Systematic Approach , 1998, J. VLSI Signal Process..

[6]  S. Kung,et al.  VLSI Array processors , 1985, IEEE ASSP Magazine.

[7]  Paul E. Landman,et al.  Low-power architectural design methodologies , 1995 .

[8]  Hugo De Man,et al.  Formalized methodology for data reuse: exploration for low-power hierarchical memory mappings , 1998, IEEE Trans. Very Large Scale Integr. Syst..

[9]  Constantinos E. Goutis,et al.  DATA-REUSE EXPLORATION FOR LOW-POWER REALIZATION OF MULTIMEDIA APPLICATIONS ON EMBEDDED CORES , 1999 .

[10]  Anantha P. Chandrakasan,et al.  Low Power Digital CMOS Design , 1995 .

[11]  Uwe Eckhardt,et al.  Hierarchical algorithm partitioning at system level for an improved utilization of memory structures , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[12]  Francky Catthoor,et al.  Custom Memory Management Methodology , 1998, Springer US.

[13]  Konstantinos Konstantinides,et al.  Image and video compression standards , 1995 .

[14]  Hugo De Man,et al.  Strategy for power-efficient design of parallel systems , 1999, IEEE Trans. Very Large Scale Integr. Syst..