A single-electron memory, in which a bit of information is stored by one electron, is demonstrated at room temperature. The memory is a floating gate metal-oxide-semiconductor transistor in silicon with a channel width (∼10 nanometers) smaller than the Debye screening length of a single electron and a nanoscale polysilicon dot (∼7 nanometers by 7 nanometers) as the floating gate embedded between the channel and the control gate. Storing one electron on the floating gate screens the entire channel from the potential on the control gate and leads to (i) a discrete shift in the threshold voltage, (ii) a staircase relation between the charging voltage and the shift, and (iii) a self-limiting charging process. The structure and fabrication of the memory should be compatible with future ultralarge-scale integrated circuits.
[1]
J. R. Davis.
Instabilities In Mos Devices
,
1981
.
[2]
S. Chou,et al.
10 nm Si pillars fabricated using electron‐beam lithography, reactive ion etching, and HF etching
,
1993
.
[3]
S. Chou,et al.
10 nm electron beam lithography and sub-50 nm overlay using a modified scanning electron microscope
,
1993
.
[4]
Roger Fabian W. Pease,et al.
Self‐limiting oxidation for fabricating sub‐5 nm silicon nanowires
,
1994
.
[5]
Kazuo Yano,et al.
Room-temperature single-electron memory
,
1994
.
[6]
Sandip Tiwari,et al.
A silicon nanocrystals based memory
,
1996
.