论文信息 - A 102-dB-SNR mixed CT/DT Σ Δ ADC with capacitor digital self-calibration for RC spread compensation

A 102-dB-SNR mixed CT/DT Σ Δ ADC with capacitor digital self-calibration for RC spread compensation

This paper provides a mixed continuous-time/discrete-time, single-loop, 4th-order, 4-bit audio-band sigma delta ADC with capacitor digital self-calibration for RC spread compensation. This ADC combines the benefits of CT and DT circuits, and the self-calibration control circuits compensate for the variation of the RC product in the continuous-time integrator and for variation in the sampling frequency. Measurement results show that the peak SNR of this ADC reaches 102 dB and the total power consumption is less than 30 mW.

Hua Siliang | Wang Donghui | Hou Chaohuan | Liu Yan

[1] W. Martin Snelgrove,et al. Continuous-time delta-sigma modulators for high-speed a/d conversion , 2013 .

[2] F. Maloberti,et al. A 107.4 dB SNR Multi-Bit Sigma Delta ADC With 1-PPM THD at $-$0.12 dB From Full Scale Input , 2009, IEEE Journal of Solid-State Circuits.

[3] Maurits Ortmanns,et al. On the synthesis of cascaded continuous-time /spl Sigma//spl Delta/ modulators , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[4] Yuqing Yang,et al. A 114-dB 68-mW Chopper-stabilized stereo multibit audio ADC in 5.62 mm/sup 2/ , 2003 .

[5] Bruce A. Wooley,et al. The Design of Low-Voltage, Low-Power Sigma-Delta Modulators , 1998 .