A Novel Sensing Scheme for Reliable Read Operation of Ultrathin-Body Vertical nand Flash Memory Devices

In this brief, an advanced sensing scheme for ultrathin-body vertical Flash memory device is introduced experimentally. Without an increment in the number of read operations, the program/erase states of a memory cell can be identified exactly even with the existence of electrical interference between cells having an ultrathin vertical channel in common. The novel sensing scheme, i.e., the double sensing per 2 bits method, was validated for a fabricated device with a channel thickness of 80 nm. The proposed method can be also used as reference for establishing a smart sensing scheme for multilevel cell NAND Flash memory devices.

[1]  A. Mervic,et al.  Read disturb in flash memories: reliability case , 2006, Microelectron. Reliab..

[2]  Piero Olivo,et al.  Flash memory cells-an overview , 1997, Proc. IEEE.

[3]  Roberto Bez,et al.  Introduction to flash memory , 2003, Proc. IEEE.

[4]  Il Hwan Cho,et al.  Effects of channel doping concentration and fin dimension variation on self-boosting of channel potential in NAND-type SONOS flash memory array based on bulk-FinFETs , 2010 .

[5]  Hyungcheol Shin,et al.  Establishing Read Operation Bias Schemes for 3-D Pillar Structure Flash Memory Devices to Overcome Paired Cell Interference (PCI) , 2008, IEICE Trans. Electron..

[6]  Byung-Gook Park,et al.  A Charge Trap Folded nand Flash Memory Device With Band-Gap-Engineered Storage Node , 2011, IEEE Transactions on Electron Devices.

[7]  Hyungcheol Shin,et al.  Arch NAND Flash Memory Array With Improved Virtual Source/Drain Performance , 2010, IEEE Electron Device Letters.

[8]  Hyungcheol Shin,et al.  Independent Double-Gate Fin SONOS Flash Memory Fabricated With Sidewall Spacer Patterning , 2009, IEEE Transactions on Electron Devices.

[9]  Adel Kalboussi,et al.  Simulation and Modelling of the Write/Erase Kinetics and the Retention Time of Single Electron Memory at Room Temperature , 2010 .

[10]  Il Han Park,et al.  Design and optimization of two-bit double-gate nonvolatile memory cell for highly reliable operation , 2006 .

[11]  Tanaka,et al.  A 3.4-Mbyte/sec Progra Mming 3-level NANDFlash Memory Saving 40% Die Size Per Bit , 1997, Symposium 1997 on VLSI Circuits.

[12]  P. Kapur,et al.  Highly Scalable Vertical Double Gate NOR Flash Memory , 2007, 2007 IEEE International Electron Devices Meeting.