25-Gbps/ch Error-Free Operation over 300-m MMF of Low-Power-Consumption Silicon-Photonics-Based Chip-Scale Optical I/O Cores

Aiming to solve the input/output (I/O) bottleneck concerning next-generation interconnections, 5 × 5-millimeters-squared siliconphotonics-based chip-scale optical transmitters/receivers (TXs/RXs)— called “optical I/O cores”—were developed. In addition to having a compact footprint, by employing low-power-consumption integrated circuits (ICs), as well as providing multimode-fiber (MMF) transmission in the O band and a user-friendly interface, the developed optical I/O cores allow common ease of use with applications such as multi-chip modules (MCMs) and active optical cables (AOCs). The power consumption of their hybrid-integrated ICs is 5mW/Gbps. Their high-density user-friendly optical interface has a spot-size-converter (SSC) function and permits the physical contact against the outer waveguides. As a result, they provide large enough misalignment tolerance to allow use of passive alignment and visual alignment. In a performance test, they demonstrated 25-Gbps/ch error-free operation over 300-m MMF. key words: Si photonics, low-power-consumption, small footprint, high density interface, I/O bottleneck

[1]  Hidemi Noguchi,et al.  10-Gb/s - 80-km operation of full C-band InP MZ modulator with linear-accelerator-type tiny in-line centipede electrode structure directly driven by logic IC of 90-nm CMOS process , 2011, 2011 Optical Fiber Communication Conference and Exposition and the National Fiber Optic Engineers Conference.

[2]  Takanori Shimizu,et al.  Multichannel and high-density hybrid integrated light source with a laser diode array on a silicon optical waveguide platform for interchip optical interconnection , 2014 .

[3]  Yurii A. Vlasov,et al.  Optical technologies for data communication in large parallel systems , 2011 .

[4]  Junichi Fujikata,et al.  High speed and highly efficient Si optical modulator with MOS junction for 1.55 µm and 1.3 µm wavelengths , 2013, 10th International Conference on Group IV Photonics.

[5]  Jun Ushida,et al.  125-µm-pitch × 12-channel “optical pin” array as I/O structure for novel miniaturized optical transceiver chips , 2015, 2015 IEEE 65th Electronic Components and Technology Conference (ECTC).

[6]  O. Mikami,et al.  Self-written waveguide on a VCSEL-emitting window using a photomask transfer method , 2006, IEEE Photonics Technology Letters.

[7]  Attila Mekis,et al.  Si photonics based high-speed optical transceivers , 2012, 2012 38th European Conference and Exhibition on Optical Communications.

[8]  Ichiro Ogura,et al.  High throughput on-board parallel optical modules using multi-chip visual alignment technique , 2010, 2010 IEEE CPMT Symposium Japan.

[9]  Xin Chen,et al.  25 Gb/s transmission over 820 m of MMF using a multimode launch from an integrated silicon photonics transceiver. , 2014, Optics express.

[10]  Masataka Noguchi.  Study on Vertically-Illuminated PIN Ge Photodiode , 2014 .

[11]  Ichiro Ogura,et al.  5 mW/Gbps hybrid-integrated Si-photonics-based optical I/O cores and their 25-Gbps/ch error-free operation with over 300-m MMF , 2015, 2015 Optical Fiber Communications Conference and Exhibition (OFC).