A CMOS 15-bit 125-MS/s Time-Interleaved ADC With Digital Background Calibration

A 15-bit 125-MS/s two-channel time-interleaved pipelined ADC is fabricated in a 0.18 mum CMOS technology, and achieves 91.9 dB SFDR, 69.9 dB SNDR for a 9.99 MHz input. This ADC incorporates a single sample-and-hold amplifier which employs a precharged circuit configuration to mitigate performance requirements for its opamp. Digital background calibration is applied to maintain the conversion linearity of each A/D channel and also correct both gain and offset mismatches between the two channels. Excluding I/O buffers, the chip occupies an area of 4.3 times 4.3 mm2 and dissipates 909 mW from a 1.8 V supply.

[1]  W. Black,et al.  Time interleaved converter arrays , 1980, 1980 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[2]  Geir S. Østrem,et al.  A Compact 3V, 70mW, 12-bit Video-Speed CMOS ADC , 1998 .

[3]  I. Galton,et al.  A digitally enhanced 1.8-V 15-bit 40-MSample/s CMOS pipelined ADC , 2004, IEEE Journal of Solid-State Circuits.

[4]  Andrew Morgan,et al.  A 14-bit 125 MS/s IF/RF sampling pipelined A/D converter , 2005, Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005..

[5]  Fredrik Gustafsson,et al.  Blind adaptive equalization of mismatch errors in a time-interleaved A/D converter system , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[6]  Kush Gulati,et al.  A low-power reconfigurable analog-to-digital converter , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[7]  Hung-Chih Liu,et al.  A 15-b 40-MS/s CMOS pipelined analog-to-digital converter with digital background calibration , 2005 .

[8]  K. Halonen,et al.  A 14b 200MHz IF-sampling A/D converter with 79.9dB SFDR , 2004, Proceedings Norchip Conference, 2004..

[9]  P. R. Gray,et al.  A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter , 1999, IEEE J. Solid State Circuits.

[10]  Jieh-Tsorng Wu,et al.  A CMOS 33-mW 100-MHz 80-dB SFDR sample-and-hold amplifier , 2003, 2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408).

[11]  Stephen H. Lewis,et al.  Miller compensation using current buffers in fully differential CMOS two-stage operational amplifiers , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[12]  P.J. Hurst,et al.  A 10b 120MSample/s time-interleaved analog-to-digital converter with digital background calibration , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[13]  Y. Akazawa,et al.  Jitter analysis of high-speed sampling systems , 1990 .