CMOS Voltage and Current Reference Circuits consisting of Subthreshold MOSFETs – Micropower Circuit Components for Power-Aware LSI Applications –

The development of ultra-low power LSIs is a promising area of research in microelectronics. Such LSIs would be suitable for use in power-aware LSI applications such as portable mobile devices, implantable medical devices, and smart sensor networks [1]. These devices have to operate with ultra-low power, i.e., a few microwatts or less, because they will probably be placed under conditions where they have to get the necessary energy from poor energy sources such as microbatteries or energy scavenging devices [2]. As a step toward such LSIs, we first need to develop voltage and current reference circuits that can operate with an ultra-low current, several tens of nanoamperes or less, i.e., sub-microwatt operation. To achieve such low-power operation, the circuits have to be operated in the subthreshold region, i.e., a region at which the gate-source voltage of MOSFETs is lower than the threshold voltage [3; 4]. Voltage and current reference circuits are important building blocks for analog, digital, and mixed-signal circuit systems in microelectronics, because the performance of these circuits is determined mainly by their bias voltages and currents. The circuits generate a constant reference voltage and current for various other components such as operational amplifiers, comparators, AD/DA converters, oscillators, and PLLs. For this purpose, bandgap reference circuits with CMOS-based vertical bipolar transistors are conventionally used in CMOS LSIs [5; 6]. However, they need resistors with a high resistance of several hundred megaohms to achieve low-current, subthreshold operation. Such a high resistance needs a large area to be implemented, and this makes conventional bandgap references unsuitable for use in ultra-low power LSIs. Therefore, modified voltage and current reference circuits for lowpower LSIs have been reported (see [7]-[12], [14]-[17]). However, these circuits have various problems. For example, their power dissipations are still large, their output voltages and currents are sensitive to supply voltage and temperature variations, and they have complex circuits with many MOSFETs; these problems are inconvenient for practical use in ultra-low power LSIs. Moreover, the effect of process variations on the reference signal has not been discussed in detail. To solve these problems, I and my colleagues reported new voltage and current reference circuits [13; 18] that can operate with sub-microwatt power dissipation and with low sensitivity to temperature and supply voltage. Our circuits consist of subthreshold MOSFET circuits and use no resistors.

[1]  Yuan Taur,et al.  Fundamentals of Modern VLSI Devices , 1998 .

[2]  H. Futaki A New Type Semiconductor (Critical Temperature Resistor) , 1965 .

[3]  James D. Meindl,et al.  Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale integration , 2002, IEEE J. Solid State Circuits.

[4]  Tetsuya Asai,et al.  Current Reference Circuit for Subthreshold CMOS LSIs , 2008 .

[5]  I. Filanovsky,et al.  Mutual compensation of mobility and threshold voltage temperature effects with applications in CMOS circuits , 2001 .

[6]  H. Grubin The physics of semiconductor devices , 1979, IEEE Journal of Quantum Electronics.

[7]  Robert G. Meyer,et al.  Analysis and Design of Analog Integrated Circuits , 1993 .

[8]  A.P. Chandrakasan,et al.  Next generation micro-power systems , 2008, 2008 IEEE Symposium on VLSI Circuits.

[9]  Y. Amemiya,et al.  A 300 nW, 15 ppm/$^{\circ}$C, 20 ppm/V CMOS Voltage Reference Circuit Consisting of Subthreshold MOSFETs , 2009, IEEE Journal of Solid-State Circuits.

[10]  M.-H. Cheng,et al.  Low-power low-voltage reference using peaking current mirror circuit , 2005 .

[11]  A. Hastings The Art of Analog Layout , 2000 .

[12]  G. Iannaccone,et al.  A 300 nW, 12 ppm//spl deg/C Voltage Reference in a Digital 0.35 /spl mu/m CMOS Process , 2006, 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers..

[13]  Willy Sansen,et al.  A CMOS temperature-compensated current reference , 1988 .

[14]  G. Iannaccone,et al.  A Sub-1 V, 10 ppm/°C, Nanopower Voltage Reference Generator , 2006, 2006 Proceedings of the 32nd European Solid-State Circuits Conference.

[15]  B. Gilbert Translinear circuits: a proposed classification , 1975 .

[16]  Yen-Tai Lin,et al.  A Simple Subthreshold CMOS Voltage Reference Circuit With Channel- Length Modulation Compensation , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[17]  Bingxue Shi,et al.  1 V CMOS current reference with 50 ppm/°C temperature coefficient , 2003 .

[18]  P. Gray,et al.  Threshold-voltage temperature drift in ion-implanted MOS transistors , 1982 .

[19]  Bing J. Sheu,et al.  Inverse-Geometry Dependence of MOS Transistor Electrical Parameters , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[20]  H. Oguey,et al.  CMOS Current Reference without Resistance , 1996, ESSCIRC '96: Proceedings of the 22nd European Solid-State Circuits Conference.

[21]  Giuseppe de Vita,et al.  A Sub-1-V, 10 ppm/ $^{\circ}$C, Nanopower Voltage Reference Generator , 2007, IEEE Journal of Solid-State Circuits.

[22]  C.-H. Lee,et al.  All-CMOS temperature independent current reference , 1996 .

[23]  C. Van Hoof,et al.  Micropower energy scavenging , 2008, ESSDERC 2008 - 38th European Solid-State Device Research Conference.

[24]  Mansun Chan,et al.  A physical and scalable I-V model in BSIM3v3 for analog/digital circuit simulation , 1997 .

[25]  K. Leung,et al.  A CMOS voltage reference based on weighted /spl Delta/V/sub GS/ for CMOS low-dropout linear regulators , 2003 .

[26]  Carlos Galup-Montoro,et al.  A 2-nW 1.1-V self-biased current reference in CMOS technology , 2005, IEEE Transactions on Circuits and Systems II: Express Briefs.

[27]  Hidetoshi Onodera Variability: Modeling and Its Impact on Design , 2006, IEICE Trans. Electron..

[28]  Anantha Chandrakasan,et al.  Sub-threshold Design for Ultra Low-Power Systems , 2006, Series on Integrated Circuits and Systems.

[29]  K. Sakui,et al.  A CMOS bandgap reference circuit with sub-1-V operation , 1999 .

[30]  T. Asai,et al.  A 46-ppm/°C temperature and process compensated current reference with on-chip threshold voltage monitoring circuit , 2008, 2008 IEEE Asian Solid-State Circuits Conference.

[31]  M.J.M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .

[32]  T. Asai,et al.  CMOS Smart Sensor for Monitoring the Quality of Perishables , 2007, IEEE Journal of Solid-State Circuits.