Electromigration limits of copper nano-interconnects

In this paper the electromigration (EM) limits of Cu nano-interconnects are studied considering the impact of microstructure in Co cap schemes and performance booster technologies i.e. via pre-fill and scaled barrier-liner schemes. A combination of experimental and physics-based modelling approaches is employed to provide fundamental understanding of the involved mechanisms. The results show that linewidth reduction, higher trench depth, i.e. larger aspect ratio (AR) and thinner barrier and liners result in more polycrystalline copper texture. It was found that at 10.5 nm linewidth, ~95% of the nano-interconnect length is polycrystalline while for 25 nm linewidth this is ~85%. A 90% drop of jfail i.e. the current density that induces failure at 10 years, was found by scaling linewidth from 25 nm to 10.5 nm in Cu interconnects with Co cap. Experiments show a 70% drop of time to failure due to barrier film thickness scaling from 3 nm to 2 nm for PVD TaN. Utilization of Co cap and via prefill were found to increase jfail by ~10 fold and ~3 fold, respectively.

[2]  Houman Zahedmanesh,et al.  Investigating the electromigration limits of Cu nano-interconnects using a novel hybrid physics-based model , 2019, Journal of Applied Physics.

[3]  P. S. Ho,et al.  Effects of cap layer and grain structure on electromigration reliability of Cu/low-k interconnects for 45 nm technology node , 2010, 2010 IEEE International Reliability Physics Symposium.

[4]  Tian Shen,et al.  Effect of metal line width on electromigration of BEOL Cu interconnects , 2018, 2018 IEEE International Reliability Physics Symposium (IRPS).

[5]  Christopher J. Wilson,et al.  Airgaps in nano-interconnects: Mechanics and impact on electromigration , 2016 .

[6]  Anthony S. Oates,et al.  Strategies to Ensure Electromigration Reliability of Cu/Low-k Interconnects at 10 nm , 2015 .

[7]  D. D. Brown,et al.  Microstructure based statistical model of electromigration damage in confined line metallizations in the presence of thermally induced stresses , 1993 .

[8]  J. Y. Lee,et al.  Electromigration comparison of selective CVD cobalt capping with PVD Ta(N) and CVD cobalt liners on 22nm-groundrule dual-damascene Cu interconnects , 2013, 2013 IEEE International Reliability Physics Symposium (IRPS).

[9]  K. Croes,et al.  Interconnect metals beyond copper: reliability challenges and opportunities , 2018, 2018 IEEE International Electron Devices Meeting (IEDM).

[10]  L. Arnaud,et al.  Electromigration induced void kinetics in Cu interconnects for advanced CMOS nodes , 2011, 2011 International Reliability Physics Symposium.

[11]  K. Croes,et al.  Cobalt bottom-up contact and via prefill enabling advanced logic and DRAM technologies , 2015, 2015 IEEE International Interconnect Technology Conference and 2015 IEEE Materials for Advanced Metallization Conference (IITC/MAM).

[12]  F. Mont,et al.  Electromigration and resistivity in on-chip Cu, Co and Ru damascene nanowires , 2017, 2017 IEEE International Interconnect Technology Conference (IITC).

[13]  Oliver Aubel,et al.  Grain structure analysis and effect on electromigration reliability in nanoscale Cu interconnects , 2013 .

[14]  C. Cabral,et al.  Mechanisms of Electromigration Damage in Cu Interconnects , 2018, 2018 IEEE International Electron Devices Meeting (IEDM).

[15]  Raghuveer Patlolla,et al.  Future on-chip interconnect metallization and electromigration , 2018, 2018 IEEE International Reliability Physics Symposium (IRPS).