论文信息 - Design of a gigabit ATM switch

Design of a gigabit ATM switch

This paper describes the design and implementation of a gigabit ATM switching system supporting link rates from 150 Mb/s to 2.4 Gb/s, with a uniquely efficient multicast switch architecture that enables the construction of systems with essentially constant per port costs for configurations ranging from 8 to 4096 ports and system capacities approaching 10 Tb/s. The system design supports many-to-one and many-to-many forms of multicast, in addition to the usual one-to-many. It also provides multicast virtual paths, constant time configuration of multicast connections and an efficient packet-level discard method, that can achieve 100% link efficiencies, without large buffers.

Jonathan S. Turner | Thomas J. Chaney | J. Andrew Fingerhut | Margaret Flucke

[1] Jonathan S. Turner. An optimal nonblocking multicast virtual circuit switch , 1994, Proceedings of INFOCOM '94 Conference on Computer Communications.

[2] Thomas J. Chaney. Chaney A Digital Phase Adjustment Circuit for ATM and ATM-like Data Formats , 1998 .

[3] Jonathan S. Turner. Maintaining high throughput during overload in ATM switches , 1996, Proceedings of IEEE INFOCOM '96. Conference on Computer Communications.

[4] Lance A. Glasser,et al. Dynamic delay adjustment: a technique for high-speed asynchronous communication , 1986 .

[5] Jonathan S Turner. Resequencing Cells in an ATM Switch , 1991 .

[6] Sally Floyd,et al. Dynamics of TCP traffic over ATM networks , 1994, SIGCOMM 1994.

[7] Jonathan S. Tumer. Progress toward optimal nonblocking multipoint virtual circuit switching networks , 1993 .

[8] A. Fraser,et al. Towards a Universal Data Transport System , 1983, IEEE J. Sel. Areas Commun..

[9] NetworksAllyn Romanow,et al. Dynamics of Tcp Traac over Atm Networks , 1994 .

[10] Jonathan S. Turner,et al. Improved queueing analysis of shared buffer switching networks , 1993, IEEE INFOCOM '93 The Conference on Computer Communications, Proceedings.