Architecture of non volatile memory with multi-bit cells

The typical characteristic of flash memory technology, its flexibility, is seen as the main factor that explains the strong evolution of its demand, continuously generating new applications with the typical pervasiveness of the innovative semiconductor products. But the flexibility also determines the peculiar position of this product in the market. Flash memories are not a dedicated product, but they can, according to the environment, appear sometimes either as a standard part or as an application-specific circuit. For all applications, however, Flash memories always play a strategic role. Matrix architecture is one the most complex item in a memory chip design. Dimensions must be reduced to the minimum and space optimisation must be maximized.

[1]  B. Eitan,et al.  Multilevel flash cells and their trade-offs , 1996, International Electron Devices Meeting. Technical Digest.

[3]  G. Torelli,et al.  40-mm/sup 2/ 3-V-only 50-MHz 64-Mb 2-b/cell CHE NOR flash memory , 2000, IEEE Journal of Solid-State Circuits.

[4]  Young-Ho Lim,et al.  A 3.3 V 32 Mb NAND flash memory with incremental step pulse programming scheme , 1995 .

[5]  Guido Torelli,et al.  Technological and design constraints for multilevel flash memories , 1996, Proceedings of Third International Conference on Electronics, Circuits, and Systems.

[6]  Guido Torelli,et al.  Hierarchical sector biasing organization for flash memories , 2000, Records of the IEEE International Workshop on Memory Technology, Design and Testing.

[7]  J. F. Dickson,et al.  On-chip high-voltage generation in MNOS integrated circuits using an improved voltage multiplier technique , 1976 .

[8]  R. Bez,et al.  A 20 MB/s data rate 2.5 V flash memory with current-controlled field erasing for 1 M cycle endurance , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[9]  T. Tanzawa,et al.  A dynamic analysis of the Dickson charge pump circuit , 1997, IEEE J. Solid State Circuits.

[10]  Kang-Deog Suh,et al.  A high speed programming scheme for multi-level NAND flash memory , 1996 .

[11]  Jieh-Tsorng Wu,et al.  MOS charge pumps for low-voltage operation , 1998, IEEE J. Solid State Circuits.

[12]  K. Yoshikawa,et al.  Comparison of current flash EEPROM erasing methods: stability and how to control , 1992, 1992 International Technical Digest on Electron Devices Meeting.

[13]  Piero Olivo,et al.  Flash memory cells-an overview , 1997, Proc. IEEE.

[14]  H. Melchior,et al.  A four-state EEPROM using floating-gate memory cells , 1987 .

[15]  M. Lanzoni,et al.  Nonvolatile multilevel memories for digital applications , 1998, Proc. IEEE.