High-precision delay testing of Virtex-4 FPGA designs

We present a new method of performing high-resolution path delay testing on designs targeted to Xilinx Virtex-4 field-programmable gate arrays (FPGAs). Our built-in self-test architecture uses an on-chip delay line to set the launch time of test pattern generators to their optimum point for stressing paths in the chip. Consequently, it catches delay defects as small as 78 ps and tests multiple paths in parallel. Our approach was validated on Virtex-4 devices and the same method can be applied to other FPGAs that contain delay lines.

[1]  Mehdi Baradaran Tahoori,et al.  Interconnect delay testings of designs on programmable logic devices , 2004, 2004 International Conferce on Test.

[2]  Erik Chmelar,et al.  FPGA Interconnect Delay Fault Testing , 2003, ITC.

[3]  Charles E. Stroud,et al.  Built-in self-test of FPGA interconnect , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[4]  Charles E. Stroud,et al.  BIST-Based Delay-Fault Testing in FPGAs , 2002, Proceedings of the Eighth IEEE International On-Line Testing Workshop (IOLTW 2002).

[5]  Jian Xu,et al.  Novel technique for built-in self-test of FPGA interconnects , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[6]  Mehdi Baradaran Tahoori,et al.  Techniques and algorithms for fault grading of FPGA interconnect test configurations , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[7]  Premachandran R. Menon,et al.  Design-specific path delay testing in lookup-table-based FPGAs , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[8]  E. Chmelaf.  Fpga interconnect delay fault testing , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[9]  Charles E. Stroud,et al.  BIST-based test and diagnosis of FPGA logic blocks , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[10]  Tian Xia,et al.  An Automated BIST Architecture for Testing and Diagnosing FPGA Interconnect Faults , 2006, J. Electron. Test..

[11]  Mehdi B. Tahoori,et al.  Interconnect delay testings of designs on programmable logic devices , 2004 .

[12]  Mehdi Baradaran Tahoori.  Testing for resistive open defects in FPGAs , 2002, 2002 IEEE International Conference on Field-Programmable Technology, 2002. (FPT). Proceedings..

[13]  S. Simmons,et al.  BIST-diagnosis of interconnect fault locations in FPGA's , 2003, CCECE 2003 - Canadian Conference on Electrical and Computer Engineering. Toward a Caring and Humane Technology (Cat. No.03CH37436).