Special Feature: Developing a Multiple-Instructon-Stream Single-Chip Processor
暂无分享,去创建一个
[1] Joel Springer Emer. Shared Resources for Multiple Instruction Stream Pipelined Processors , 1979 .
[2] Bradley Kevin Fawcett. Maximal Clocking Rates for Pipelined Digital Systems , 1975 .
[3] Tom Gunter,et al. Microsystems a Microprocessor Architecture for a Changing World: The Motorola 68000 , 1979, Computer.
[4] C. V. Ramamoorthy,et al. Pipeline Architecture , 1977, CSUR.
[5] Edward S. Davidson,et al. A multiminiprocessor system implemented through pipelining , 1974, Computer.
[6] Russell P. Blake. Exploring a Stack Architecture , 1977, Computer.
[7] Edward S. Davidson,et al. Organization of Semiconductor Memories for Parallel-Pipelined Processors , 1977, IEEE Transactions on Computers.
[8] Åmund Lunde. Empirical evaluation of some features of instruction set processor architectures , 1977, CACM.
[9] Laszlo A. Belady,et al. A Study of Replacement Algorithms for Virtual-Storage Computer , 1966, IBM Syst. J..
[10] William Joseph Kaminsky. Architecture for Multiple Instruction Stream LSI Processors. , 1977 .
[11] Robert N. Noyce. From Relays to MPU's , 1976, Computer.