Behavior Verification of a Variable Latency Circuit on FPGA