Cost-Effective Hardware-Sharing Design of Fast Algorithm Based Multiple Forward and Inverse Transforms for H.264/AVC, MPEG-1/2/4, AVS, and VC-1 Video Encoding and Decoding Applications

In this letter, multiple forward and inverse fast algorithm based transforms and their hardware-sharing design for 2 × 2, 4 × 4, and 8 × 8 transforms in H.264/AVC, and the 8 × 8 transform in audio video coding standard, 4 × 4 and 8 × 8 transforms in VC-1, and DCT/IDCT in MPEG-1/2/4 are developed with a low hardware cost for multistandard video coding applications. Compared with the directly combined fast transforms without shares, the proposed low-cost 1-D architecture reduces shifters by 67%, adders by 73%, and gate counts by 53.4%. The hardware-sharing efficiencies of shifters and adders in the proposed 1-D transform design are 32% and 25% more than those in the previous design, respectively. By 0.18-μm CMOS technology, the proposed 2-D transform architecture has less normalized power per mode and larger normalized hardware efficiency than the previous multiple-standard designs. The cost-effective 2-D full pipelined transform achieves multistandard real-time 1080HD at 60-Hz video encoding and decoding applications.

[1]  Carl McCrosky,et al.  Resource shared architecture of multiple transforms for multiple video codecs , 2011, 2011 24th Canadian Conference on Electrical and Computer Engineering(CCECE).

[2]  Henrique S. Malvar,et al.  Low-complexity transform and quantization in H.264/AVC , 2003, IEEE Trans. Circuits Syst. Video Technol..

[3]  Ying Wang,et al.  A Reconfigurable Multi-Transform VLSI Architecture Supporting Video Codec Design , 2011, IEEE Transactions on Circuits and Systems II: Express Briefs.

[4]  Lu Yu,et al.  Overview of AVS-video coding standards , 2009, Signal Process. Image Commun..

[5]  Shankar Regunathan,et al.  An overview of VC-1 , 2005, Visual Communications and Image Processing.

[6]  Stephan Wong,et al.  An efficient realization of forward integer transform in H.264/AVC intra-frame encoder , 2010, 2010 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation.

[7]  T. Tran,et al.  The binDCT: fast multiplierless approximation of the DCT , 2000, IEEE Signal Processing Letters.

[8]  Joint Video Team.  Draft ITU-T Recommendation and Final draft international standard of joint video specification , 2003 .

[9]  Chong-Min Kyung,et al.  A Multitransform Architecture for H.264/AVC High-Profile Coders , 2010, IEEE Transactions on Multimedia.

[10]  Jordi Ribas-Corbera,et al.  Windows Media Video 9: overview and applications , 2004, Signal Process. Image Commun..

[11]  Wen Gao,et al.  A Low-Cost Very Large Scale Integration Architecture for Multistandard Inverse Transform , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.

[12]  Bin-Da Liu,et al.  High throughput 2-D transform architectures for H.264 advanced video coders , 2004, The 2004 IEEE Asia-Pacific Conference on Circuits and Systems, 2004. Proceedings..

[13]  Yun He,et al.  A Highly Parallel Joint VLSI Architecture for Transforms in H.264/AVC , 2008, J. Signal Process. Syst..

[14]  Jiun-In Guo,et al.  A high-performance direct 2-D transform coding IP design for MPEG-4AVC/H.264 , 2006, IEEE Transactions on Circuits and Systems for Video Technology.

[15]  Kyeongsoon Cho,et al.  Architecture of transform circuit for video decoder supporting multiple standards , 2008 .

[16]  Chia-Wei Chang,et al.  Fast Multiple Inverse Transforms With Low-Cost Hardware Sharing Design for Multistandard Video Decoding , 2011, IEEE Transactions on Circuits and Systems II: Express Briefs.

[17]  Chih-Peng Fan,et al.  Efficient Low-Cost Sharing Design of Fast 1-D Inverse Integer Transform Algorithms for H.264/AVC and VC-1 , 2008, IEEE Signal Processing Letters.

[18]  Yeong-Kang Lai,et al.  A reconfigurable IDCT architecture for universal video decoders , 2010, IEEE Transactions on Consumer Electronics.