Protection of On-chip Memory Systems against Multiple Cell Upsets Using Double-adjacent Error Correction Codes

[1]  Sanghyeon Baeg,et al.  Multiple cell upsets tolerant content-addressable memory , 2011, 2011 International Reliability Physics Symposium.

[2]  Wei Wu,et al.  Improving cache lifetime reliability at ultra-low voltages , 2009, 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO).

[3]  Zhu Ming,et al.  New SEC-DED-DAEC codes for multiple bit upsets mitigation in memory , 2011, 2011 IEEE/IFIP 19th International Conference on VLSI and System-on-Chip.

[4]  Kazutoshi Kobayashi,et al.  A Radiation-Hard Redundant Flip-Flop to Suppress Multiple Cell Upset by Utilizing the Parasitic Bipolar Effect , 2013, IEICE Trans. Electron..

[5]  Sanghyeon Baeg,et al.  SRAM Interleaving Distance Selection With a Soft Error Failure Model , 2009, IEEE Transactions on Nuclear Science.

[6]  Nur A. Touba,et al.  Exploiting Unused Spare Columns to Improve Memory ECC , 2009, 2009 27th IEEE VLSI Test Symposium.

[7]  M. Y. Hsiao,et al.  A class of optimal minimum odd-weight-column SEC-DED codes , 1970 .

[8]  J. Draper,et al.  Parallel double error correcting code design to mitigate multi-bit upsets in SRAMs , 2008, ESSCIRC 2008 - 34th European Solid-State Circuits Conference.

[9]  R.C. Baumann,et al.  Radiation-induced soft errors in advanced semiconductor technologies , 2005, IEEE Transactions on Device and Materials Reliability.

[10]  Michael Gössel,et al.  New Linear SEC-DED Codes with Reduced Triple Bit Error Miscorrection Probability , 2008, 2008 14th IEEE International On-Line Testing Symposium.

[11]  Richard W. Hamming,et al.  Error detecting and error correcting codes , 1950 .

[12]  Sanghyeon Baeg,et al.  Memory Reliability Analysis for Multiple Block Effect of Soft Errors , 2013, IEEE Transactions on Nuclear Science.

[13]  E. Ibe,et al.  Impact of Scaling on Neutron-Induced Soft Error in SRAMs From a 250 nm to a 22 nm Design Rule , 2010, IEEE Transactions on Electron Devices.

[14]  T. Calin,et al.  Upset hardened memory design for submicron CMOS technology , 1996 .

[15]  Norbert Seifert,et al.  Timing vulnerability factors of sequential elements in modern microprocessors , 2013, 2013 IEEE 19th International On-Line Testing Symposium (IOLTS).

[16]  Nur A. Touba,et al.  Multiple Bit Upset Tolerant Memory Using a Selective Cycle Avoidance Based SEC-DED-DAEC Code , 2007, 25th IEEE VLSI Test Symposium (VTS'07).

[17]  M. Sachdev,et al.  A New SEC-DED Error Correction Code Subclass for Adjacent MBU Tolerance in Embedded Memory , 2013, IEEE Transactions on Device and Materials Reliability.

[18]  Mark F. Flanagan,et al.  Multiple Cell Upset Correction in Memories Using Difference Set Codes , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.

[19]  Xiaoxuan She,et al.  SEU Tolerant Memory Using Error Correction Code , 2012, IEEE Transactions on Nuclear Science.