Optimum design of group delay equalizers

This paper introduces a novel optimization procedure for the design of group delay equalizers, which is simple to implement, robust and of fast convergence. A pole-zero placement technique is applied to ensure filter stability and direct updating equations. By cascading second-order allpass filter sections to the IIR filter to be equalized, the technique is able to produce group delay responses that are practically as close to a flat response as desired. The new optimization scheme is shown to avoid local minima often encountered by other algorithms used in the design of delay equalizers. Simulation results are presented to verify the effectiveness of the proposed approach.

[1]  A. Deczky.  Equiripple and minimax (Chebyshev) approximations for recursive digital filters , 1974 .

[2]  D. Shpak,et al.  Design of recursive delay equalizers using constrained optimization , 1997, 1997 IEEE Pacific Rim Conference on Communications, Computers and Signal Processing, PACRIM. 10 Years Networking the Pacific Rim, 1987-1997.

[3]  M. Lang,et al.  Simple and robust method for the design of allpass filters using least-squares phase error criterion , 1994 .

[4]  P. Bernhardt.  Simplified design of high-order recursive group-delay filters , 1980 .

[5]  L. Rabiner,et al.  Some comparisons between fir and iir digital filters , 1974 .

[6]  J. Andersen,et al.  A novel IIR filter delay equalizer design approach using a personal computer , 1990, IEEE International Symposium on Circuits and Systems.

[7]  H.W. Schuessler,et al.  On the design of allpasses with prescribed group delay , 1990, International Conference on Acoustics, Speech, and Signal Processing.

[8]  Truong Q. Nguyen,et al.  Eigenfilter approach for the design of allpass filters approximating a given phase response , 1994, IEEE Trans. Signal Process..

[9]  Antonio Petraglia,et al.  Initial solution for the optimum design delay equalizers , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[10]  Mladen Vucic,et al.  Time-Domain Synthesis of IIR Phase Equalizers , 2006, 2006 13th IEEE International Conference on Electronics, Circuits and Systems.

[11]  W.K. Jenkins,et al.  Genetic algorithms for adaptive phase equalization of minimum phase SAW filters , 2000, Conference Record of the Thirty-Fourth Asilomar Conference on Signals, Systems and Computers (Cat. No.00CH37154).

[12]  Chien-Cheng Tseng.  Design of IIR digital all-pass filters using least pth phase error criterion , 2003, IEEE Trans. Circuits Syst. II Express Briefs.

[13]  Shing-Chow Chan,et al.  The design of digital all-pass filters using second-order cone programming (SOCP) , 2005, IEEE Transactions on Circuits and Systems II: Express Briefs.

[14]  Andreas Antoniou,et al.  A Genetic-Algorithm Based Approach for the Design of Delay Equalizers , 2006, 2006 Canadian Conference on Electrical and Computer Engineering.

[15]  P. Vaidyanathan,et al.  The digital all-pass filter: a versatile signal processing building block , 1988, Proc. IEEE.

[16]  Mladen Vucic,et al.  IIR equalizer design based on the impulse response symmetry criterion , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[17]  Xi Zhang,et al.  Design of IIR digital allpass filters based on eigenvalue problem , 1999, IEEE Trans. Signal Process..

[18]  Mariane R. Petraglia,et al.  Efficient group delay equalization of discrete-time IIR filters , 2004, 2004 12th European Signal Processing Conference.

[19]  Andreas Antoniou,et al.  Digital Filters: Analysis, Design and Applications , 1979 .