论文信息 - A fast low-power driver for long interconnections in VLSI systems

A fast low-power driver for long interconnections in VLSI systems

Propagation delays of signals on long interconnections and power consumption are very important limitations to the computing capacity of VLSI chips. Thus, this paper presents a low-power circuit for the fast propagation of signals on long interconnections in VLSI systems. Using electrical simulations with HSPICE guided by a heuristic, we present two designs that perform better in terms of speed and area than the conventional method. With both designs, power dissipation is reduced by 64%.<<ETX>>

Yvon Savaria | Guy Bois | Mohamed Nekili

[1] K.C. Saraswat,et al. Effect of scaling of interconnections on the time delay of VLSI circuits , 1982, IEEE Transactions on Electron Devices.

[2] Christer Svensson,et al. Trading speed for low power by choice of supply and threshold voltages , 1993 .

[3] Daniel W. Dobberpuhl,et al. The design and analysis of VLSI circuits , 1985 .

[4] T. Sakurai,et al. Approximation of wiring delay in MOSFET LSI , 1983, IEEE Journal of Solid-State Circuits.

[5] J.D. Meindl,et al. Optimal interconnection circuits for VLSI , 1985, IEEE Transactions on Electron Devices.

[6] Yvon Savaria,et al. Parallel regeneration of interconnections in VLSI & ULSI circuits , 1993, 1993 IEEE International Symposium on Circuits and Systems.

[7] Carver A. Mead,et al. Minimum propagation delays in VLSI , 1982 .

[8] William J. Dally,et al. A VLSI Architecture for Concurrent Data Structures , 1987 .

[9] A.K. Sinha,et al. Speed limitations due to interconnect time constants in VLSI integrated circuits , 1982, IEEE Electron Device Letters.

[10] R. W. Keyes,et al. The wire-limited logic chip , 1982 .