The Implementation of a New All-Digital Phase-Locked Loop on an FPGA and Its Testing in a Complete Wireless Transceiver Architecture

In this paper a novel user-friendly implementation of an all-digital phase-locked loop (ADPLL) is presented.Its novelty lies in the fact that the very basic functions of the ADPLL are kept in the top module Verilog file.Against the normal design practice, all of the main math functions were implemented using the sub-modules placed outside but called from within the top module.This way ADPLL can be easily implemented in a low-cost FPGA. Further, the implementation details of an ADPLL, which are not reported previously in a singles hot, are described altogether for the first time. The reconfigurable ADPLL is then implemented in a transceiver architecture and tested with real signals received wirelessly. The recovered IQ constellation EVM of 9.0336% was obtained, which is quite practical.This proves the feasibility of the ADPLL not only in simulations but in a real communication system. The ADPLL designed this way can be used in any communication system, although preferably for high data rate transceiver applications.

[1]  Dean Banerjee,et al.  Pll Performance, Simulation, and Design , 2003 .

[2]  Kari Halonen,et al.  Direct digital synthesizer with tunable phase and amplitude error feedback structures , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[3]  Y. Linn,et al.  A Methodical Approach to Hybrid PLL Design for High-Speed Wireless Communications , 2006, 2006 IEEE Annual Wireless and Microwave Technology Conference.

[4]  R.B. Staszewski,et al.  All-Digital PLL with Ultra Fast Acquisition , 2005, 2005 IEEE Asian Solid-State Circuits Conference.

[5]  Zeljko Zilic,et al.  A new PLL design for clock management applications , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[6]  Liu Lian-xi,et al.  Design of PLL system based Verilog-AMS behavior models , 2005, Proceedings of 2005 IEEE International Workshop on VLSI Design and Video Technology, 2005..

[7]  Kari Halonen,et al.  Direct digital synthesiser with tunable phase and amplitude error feedback structures , 2004 .

[8]  Moisés Simões Piedade,et al.  High performance analog and digital PLL design , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[9]  Fa Foster Dai,et al.  A 9-Bit 6.3GHz 2.5W Quadrature Direct Digital Synthesizer MMIC , 2007, 2007 IEEE Symposium on VLSI Circuits.

[10]  Zhizhang Chen,et al.  A direct down-conversion receiver for coherent extraction of digital baseband signals using the injection locked oscillators , 2008, 2008 IEEE Radio and Wireless Symposium.

[11]  Zhizhang Chen,et al.  Recent Progress of ILO-Based Novel Synchronization Techniques for Transceivers Used in Broadband Wireless Communication Systems , 2008, 6th Annual Communication Networks and Services Research Conference (cnsr 2008).

[12]  Beomsup Kim,et al.  A low-noise fast-lock phase-locked loop with adaptive bandwidth control , 2000, IEEE Journal of Solid-State Circuits.