论文信息 - Design compliance for spacer is dielectric (SID) patterning

Design compliance for spacer is dielectric (SID) patterning

Self-Aligned Double Patterning (SADP) is a strong candidate for the lower-Metal layers of the 14 nm node. Compared to Litho-Etch-Litho-Etch (LELE) Double Patterning, SADP has lower LWR (line-width roughness), tighter line-end minimum spacing, and lower sensitivity to overlay errors. However, design for SADP is more restricted than for LELE. This work explores the design of layouts compatible with the Spacer Is Dielectric (SID) flavor of SADP. It is easy to find layouts that are LELE-compliant but not SID-compliant. One reason is that polygon stitching is not allowed in SID. Another is that certain drawn-space values are forbidden in SID. In this paper, we will write down some basic rules for SID-compliant design, and introduce some SID-printing artifacts that may be worrisome.

[1] Harry J. Levinson,et al. Self-aligned double patterning (SADP) compliant design flow , 2012, Advanced Lithography.

[2] Bei Yu,et al. Implications of triple patterning for 14nm node design and patterning , 2012, Advanced Lithography.

[3] Zachary Baum,et al. Paving the way to a full chip gate level double patterning application , 2007, SPIE Photomask Technology.

[4] J. Gelatos,et al. Cu Resistivity Scaling Limits for 20nm Copper Damascene Lines , 2007, 2007 IEEE International Interconnect Technology Conferencee.

[5] Hongbo Zhang,et al. Hot spot detection for indecomposable self-aligned double patterning layout , 2011, Photomask Technology.

[6] David Z. Pan,et al. Layout decomposition of self-aligned double patterning for 2D random logic patterning , 2011, Advanced Lithography.

[7] Sesha Varadarajan,et al. Copper electroplating approaches for 16nm technology , 2010 .