NOVA: State Assignment of Finite State Machines for Optimal Two-Level Logic Implementations
暂无分享,去创建一个
[1] Tiziano Villa,et al. Computer-aided synthesis of PLA-based finite-state machines , 1983 .
[2] Douglas B. Armstrong,et al. A Programmed Algorithm for Assigning Internal Codes to Sequential Machines , 1962, IRE Trans. Electron. Comput..
[3] Robert K. Brayton,et al. Logic Minimization Algorithms for VLSI Synthesis , 1984, The Kluwer International Series in Engineering and Computer Science.
[4] Juris Hartmanis,et al. On the State Assignment Problem for Sequential Machines. I , 1961, IRE Trans. Electron. Comput..
[5] Gabriele Saucier,et al. ASYL: A Rule-Based System for Controller Synthesis , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[6] Srinivas Devadas,et al. Exact algorithms for output encoding, state assignment and four-level Boolean minimization , 1990, Twenty-Third Annual Hawaii International Conference on System Sciences.
[7] Robert K. Brayton,et al. Optimal State Assignment for Finite State Machines , 1985, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[8] Alexander Saldanha,et al. PLA optimization using output encoding , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.
[9] Edward J. McCluskey,et al. The Coding of Internal States of Sequential Circuits , 1964, IEEE Trans. Electron. Comput..
[10] Giovanni De Micheli. Computer-aided synthesis of pla-based systems , 1983 .
[11] Gabriele Saucier. State Assignment of Asynchronous Sequential Machines Using Graph Techniques , 1972, IEEE Transactions on Computers.
[12] Giovanni De Micheli. Symbolic Design of Combinational and Sequential Logic Circuits Implemented by Two-Level Logic Macros , 1986, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..