Event-driven processing for hardware-efficient neural spike sorting

OBJECTIVE The prospect of real-time and on-node spike sorting provides a genuine opportunity to push the envelope of large-scale integrated neural recording systems. In such systems the hardware resources, power requirements and data bandwidth increase linearly with channel count. Event-based (or data-driven) processing can provide here a new efficient means for hardware implementation that is completely activity dependant. In this work, we investigate using continuous-time level-crossing sampling for efficient data representation and subsequent spike processing. APPROACH (1) We first compare signals (synthetic neural datasets) encoded with this technique against conventional sampling. (2) We then show how such a representation can be directly exploited by extracting simple time domain features from the bitstream to perform neural spike sorting. (3) The proposed method is implemented in a low power FPGA platform to demonstrate its hardware viability. MAIN RESULTS It is observed that considerably lower data rates are achievable when using 7 bits or less to represent the signals, whilst maintaining the signal fidelity. Results obtained using both MATLAB and reconfigurable logic hardware (FPGA) indicate that feature extraction and spike sorting accuracies can be achieved with comparable or better accuracy than reference methods whilst also requiring relatively low hardware resources. SIGNIFICANCE By effectively exploiting continuous-time data representation, neural signal processing can be achieved in a completely event-driven manner, reducing both the required resources (memory, complexity) and computations (operations). This will see future large-scale neural systems integrating on-node processing in real-time hardware.

[1]  Ming Yin.  A multi-channel wireless implantable neural recording system , 2009 .

[2]  R. Wm.  Thermal Considerations for the Design of an Implanted Cortical Brain–Machine Interface (BMI) -- Indwelling Neural Implants: Strategies for Contending with the In Vivo Environment , 2008 .

[3]  Timothy G. Constandinou,et al.  Clockless continuous-time neural spike sorting: Method, implementation and evaluation , 2016, 2016 IEEE International Symposium on Circuits and Systems (ISCAS).

[4]  Hiroshi Inose,et al.  Asynchronous delta-modulation system , 1966 .

[5]  R. Quian Quiroga,et al.  Unsupervised Spike Detection and Sorting with Wavelets and Superparamagnetic Clustering , 2004, Neural Computation.

[6]  A. Zviagintsev,et al.  Low-Power Architectures for Spike Sorting , 2005, Conference Proceedings. 2nd International IEEE EMBS Conference on Neural Engineering, 2005..

[7]  Eero P. Simoncelli,et al.  A Model-Based Spike Sorting Algorithm for Removing Correlation Artifacts in Multi-Neuron Recordings , 2013, PloS one.

[8]  R. Szplet,et al.  An FPGA-Integrated Time-to-Digital Converter Based on Two-Stage Pulse Shrinking , 2010, IEEE Transactions on Instrumentation and Measurement.

[9]  Wouter A. Serdijn,et al.  A Sub-Microwatt Asynchronous Level-Crossing ADC for Biomedical Applications , 2013, IEEE Transactions on Biomedical Circuits and Systems.

[10]  Simha Sethumadhavan,et al.  Energy-Efficient Hybrid Analog/Digital Approximate Computation in Continuous Time , 2016, IEEE Journal of Solid-State Circuits.

[11]  J. Csicsvari,et al.  Accuracy of tetrode spike separation as determined by simultaneous intracellular and extracellular measurements. , 2000, Journal of neurophysiology.

[12]  Timothy G. Constandinou,et al.  Hierarchical Adaptive Means (HAM) clustering for hardware-efficient, unsupervised and real-time spike sorting , 2014, Journal of Neuroscience Methods.

[13]  M S Lewicki,et al.  A review of methods for spike sorting: the detection and classification of neural action potentials. , 1998, Network.

[14]  Timothy G. Constandinou,et al.  A 64-Channel Versatile Neural Recording SoC With Activity-Dependent Data Throughput , 2017, IEEE Transactions on Biomedical Circuits and Systems.

[15]  Konrad P Kording,et al.  How advances in neural recording affect data analysis , 2011, Nature Neuroscience.

[16]  Rodrigo Quian Quiroga,et al.  How many neurons can we see with current spike sorting algorithms? , 2012, Journal of Neuroscience Methods.

[17]  Kenneth D Harris,et al.  Spike sorting for large, dense electrode arrays , 2015, Nature Neuroscience.

[18]  Dejan Markovic,et al.  Spike Sorting: The First Step in Decoding the Brain: The first step in decoding the brain , 2012, IEEE Signal Processing Magazine.

[19]  Andrew J. Mason,et al.  Power-area efficient VLSI implementation of decision tree based spike classification for neural recording implants , 2014, 2014 IEEE Biomedical Circuits and Systems Conference (BioCAS) Proceedings.

[20]  Timothy G. Constandinou,et al.  An event-driven SoC for neural recording , 2016, 2016 IEEE Biomedical Circuits and Systems Conference (BioCAS).

[21]  E. L. Hudson,et al.  A variable delay line PLL for CPU-coprocessor synchronization , 1988 .

[22]  Timothy G. Constandinou,et al.  A 32-channel MCU-based feature extraction and classification for scalable on-node spike sorting , 2016, 2016 IEEE International Symposium on Circuits and Systems (ISCAS).

[23]  Patrick D. Wolf,et al.  Evaluation of spike-detection algorithms fora brain-machine interface application , 2004, IEEE Transactions on Biomedical Engineering.

[24]  Vaibhav Karkare,et al.  A 75-µW, 16-Channel Neural Spike-Sorting Processor With Unsupervised Clustering , 2011, IEEE Journal of Solid-State Circuits.

[25]  Timothy G. Constandinou,et al.  Live demonstration: A scalable 32-channel neural recording and real-time FPGA based spike sorting system , 2015, 2015 IEEE Biomedical Circuits and Systems Conference (BioCAS).

[26]  Timothy G. Constandinou,et al.  Feature extraction using first and second derivative extrema (FSDE) for real-time and hardware-efficient spike sorting , 2013, Journal of Neuroscience Methods.

[27]  Yannis P. Tsividis,et al.  Event-Driven Data Acquisition and Digital Signal Processing—A Tutorial , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.

[28]  M. Abeles,et al.  Multispike train analysis , 1977, Proceedings of the IEEE.

[29]  Timothy G. Constandinou,et al.  Design optimisation of front-end neural interfaces for spike sorting systems , 2013, 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013).

[30]  M L Boninger,et al.  Ten-dimensional anthropomorphic arm control in a human brain−machine interface: difficulties, solutions, and limitations , 2015, Journal of neural engineering.

[31]  E. Halgren,et al.  Single-neuron dynamics in human focal epilepsy , 2011, Nature Neuroscience.

[32]  Timothy G. Constandinou,et al.  A charge-based ultra-low power continuous-time ADC for data driven neural spike processing , 2017, 2017 IEEE International Symposium on Circuits and Systems (ISCAS).

[33]  Eran Stark,et al.  Large-scale, high-density (up to 512 channels) recording of local circuits in behaving animals. , 2014, Journal of neurophysiology.

[34]  Valérie Ventura,et al.  To sort or not to sort: the impact of spike-sorting on neural decoding performance , 2014, Journal of neural engineering.

[35]  Rui Xu,et al.  Clustering Algorithms in Biomedical Research: A Review , 2010, IEEE Reviews in Biomedical Engineering.

[36]  Kunal J. Paralikar,et al.  New approaches to eliminating common-noise artifacts in recordings from intracortical microelectrode arrays: Inter-electrode correlation and virtual referencing , 2009, Journal of Neuroscience Methods.

[37]  Jan Van der Spiegel,et al.  A Fully Integrated Wireless Compressed Sensing Neural Signal Acquisition System for Chronic Recording and Brain Machine Interface , 2016, IEEE Transactions on Biomedical Circuits and Systems.

[38]  Andrew Jackson,et al.  Minimum requirements for accurate and efficient real-time on-chip spike sorting , 2014, Journal of Neuroscience Methods.

[39]  Yannis P. Tsividis,et al.  An Event-driven Clockless Level-Crossing ADC With Signal-Dependent Adaptive Resolution , 2013, IEEE Journal of Solid-State Circuits.

[40]  Yong Lian,et al.  A 300-mV 220-nW Event-Driven ADC With Real-Time QRS Detection for Wearable ECG Sensors , 2014, IEEE Transactions on Biomedical Circuits and Systems.

[41]  A. M. Kamboh,et al.  Computationally Efficient Neural Feature Extraction for Spike Sorting in Implantable High-Density Recording Systems , 2013, IEEE Transactions on Neural Systems and Rehabilitation Engineering.

[42]  Timothy G. Constandinou,et al.  An Analogue Front-End Model for Developing Neural Spike Sorting Systems , 2014, IEEE Transactions on Biomedical Circuits and Systems.

[43]  Andreas Demosthenous,et al.  Feature Extraction Using Extrema Sampling of Discrete Derivatives for Spike Sorting in Implantable Upper-Limb Neural Prostheses , 2014, IEEE Transactions on Neural Systems and Rehabilitation Engineering.

[44]  Timothy G. Constandinou,et al.  A 1.5 μW NEO-based spike detector with adaptive-threshold for calibration-free multichannel neural interfaces , 2013, 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013).

[45]  Vaibhav Karkare,et al.  A 130-$\mu$ W, 64-Channel Neural Spike-Sorting DSP Chip , 2011, IEEE Journal of Solid-State Circuits.

[46]  Dejan Markovic,et al.  Technology-Aware Algorithm Design for Neural Spike Detection, Feature Extraction, and Dimensionality Reduction , 2010, IEEE Transactions on Neural Systems and Rehabilitation Engineering.

[47]  Poki Chen,et al.  A precise cyclic CMOS time-to-digital converter with low thermal sensitivity , 2004 .

[48]  Wulfram Gerstner,et al.  SPIKING NEURON MODELS Single Neurons , Populations , Plasticity , 2002 .

[49]  J. Csicsvari,et al.  Intracellular features predicted by extracellular recordings in the hippocampus in vivo. , 2000, Journal of neurophysiology.