A Triple-Mode Sigma-Delta Modulator for Multi-Standard Wireless Radio Receivers

A 1.8 V sigma-delta modulator with a 4 bit quantizer has been designed for GSM/WCDMA/WLAN receivers in a 0.18 um CMOS process. The modulator makes use of low-distortion sigma-delta modulator architecture and Pseudo-Data-Weighted-Averaging technique to attain high linearity over a wide bandwidth. Power dissipation is minimized by optimizing the architecture and by a careful design of analog circuitry. In GSM mode, the modulator achieves 96/104 dB peak SNR/SFDR over 100 kHz bandwidth and dissipates 18 mW at a sampling frequency of 32 MHz. The modulator achieves 92/68 dB peak SFDR and 77/54 dB peak SNR over a 2 MHz/10 MHz bandwidth and dissipates 23/39 mW at a sampling frequency of 64 MHz/160 MHz in WCDMA/WLAN.

[1]  Andrea Baschirotto,et al.  Behavioral modeling of switched-capacitor sigma-delta modulators , 2003 .

[2]  Hannu Tenhunen,et al.  Design of a Power/Performance Efficient Single-Loop Sigma-Delta Modulator for Wireless Receivers , 2004, PATMOS.

[3]  Kenneth W. Martin,et al.  High-order multibit modulators and pseudo data-weighted-averaging in low-oversampling ΔΣ ADCs for broad-band applications , 2004, IEEE Trans. Circuits Syst. I Regul. Pap..

[4]  Mohammed Ismail,et al.  Multi-Standard CMOS Wireless Receivers: Analysis and Design , 2002 .

[5]  C. S. Petrie,et al.  A multibit sigma-delta ADC for multimode receivers , 2003, IEEE J. Solid State Circuits.

[6]  Terri S. Fiez,et al.  Stability analysis of high-order delta-sigma modulation for ADC's , 1994 .

[7]  T. Burger,et al.  A 13.5mW, 185 MSample/s /spl Delta//spl Sigma/-modulator for UMTS/GSM dual-standard IF reception , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[8]  Ángel Rodríguez-Vázquez,et al.  Top-Down Design of High-Performance Sigma-Delta Modulators , 1998 .

[9]  L. Richard Carley,et al.  CLANS: a high-level synthesis tool for high resolution data converters , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.

[10]  A. Dezzani,et al.  A 1.2-V dual-mode WCDMA/GPRS /spl Sigma//spl Delta/ modulator , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[11]  R. Schreier,et al.  Delta-sigma data converters : theory, design, and simulation , 1997 .

[12]  José Luis Huertas,et al.  Modeling opamp-induced harmonic distortion for switched-capacitor /spl Sigma//spl Delta/ modulator design , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[13]  C. S. Petrie,et al.  A multi-bit sigma-delta ADC for multi-mode receivers , 2002, Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285).