Thermal mismatch induced reliability issues for Cu filled through-silicon vias
暂无分享,去创建一个
Bart Vandevelde | Eric Beyne | Anne Jourdain | Dimitrios Velenis | Bart Swinnen | Gerald Beyer | Kristof Croes | Augusto Redolfi | Joke De Messemaeker | Ingrid DeWolf
[1] A. Jourdain,et al. 3D stacked IC demonstration using a through Silicon Via First approach , 2008, 2008 IEEE International Electron Devices Meeting.
[2] H. Reisinger,et al. Investigation into the effect of a “through silicon via”-process on the MOS transistor reliability of a standard 0.13µm CMOS technology , 2010, 2010 IEEE International Integrated Reliability Workshop Final Report.
[3] P. Soussan,et al. Comprehensive analysis of the impact of single and arrays of through silicon vias induced stress on high-k / metal gate CMOS performance , 2010, 2010 International Electron Devices Meeting.
[4] Bart Vandevelde,et al. Elimination Of The Axial Deformation Problem Of Cu-TSV In 3D Integration , 2010 .
[5] Bart Vandevelde,et al. Impact of the electrodeposition chemistry used for TSV filling on the microstructural and thermo-mechanical response of Cu , 2011 .
[6] E. Beyne,et al. In-depth Raman spectroscopy analysis of various parameters affecting the mechanical stress near the surface and bulk of Cu-TSVs , 2012, 2012 IEEE 62nd Electronic Components and Technology Conference.
[7] E. Beyne,et al. Impact of through silicon vias on front-end-of-line performance after thermal cycling and thermal storage , 2012, 2012 IEEE International Reliability Physics Symposium (IRPS).