论文信息 - A Novel Dual-Modulus 2.8 GHz Divide-by-127/128 Prescaler Using Pull Down Transistor in 0.35 μ m CMOS Technology

A Novel Dual-Modulus 2.8 GHz Divide-by-127/128 Prescaler Using Pull Down Transistor in 0.35 μ m CMOS Technology

Design of high divide-by-value dual-modulus prescaler remains a challenge in CMOS realization for high speed operation. Prior arts for dual modulus prescaler either divide by a low divide-by-value or cannot operate at high speed. The proposed topology is suitable for high divide-by-value operation at high speed.

Ram Singh Rana

[1] Jan Craninckx,et al. A 1.75-GHz/3-V dual-modulus divide-by-128/129 prescaler in 0.7-/spl mu/m CMOS , 1996 .

[2] Teresa H. Y. Meng,et al. Design and implementation of an all-CMOS 802.11a wireless LAN chipset , 2003, IEEE Communications Magazine.

[3] Tomohiro Sano,et al. A 1.8-V operation RF CMOS transceiver for 2.4-GHz-band GFSK applications , 2003 .

[4] M. Biyani,et al. A high-speed CMOS dual-phase dynamic-pseudo NMOS ((DP)/sup 2/) latch and its application in a dual-modulus prescaler , 1999 .