Millimeter-Wave Delta-Sigma Modulators

This paper motivates the use of continuous-time delta-sigma data converters for bandwidths above 100 MHz. Lowpass and bandpass designs implemented in SiGe BiCMOS and clocked at 20-50 Gb/s are described in the context of radio applications. Next, the viability of key building blocks is investigated in 65-nm GP CMOS including measurement results of a new opamp that achieves 50 dB of gain with 10 GHz unity-gain-bandwidth.

[1]  S.P. Voinigescu,et al.  A 1GHz bandwidth low-pass ΔΣ ADC with 20GHz to 50GHz adjustable sampling rate , 2008, 2008 IEEE Radio Frequency Integrated Circuits Symposium.

[2]  P. Schvan,et al.  An 81Gb/s, 1.2V TIALA-Retimer in Standard 65nm CMOS , 2008, 2008 IEEE Compound Semiconductor Integrated Circuits Symposium.

[3]  Yoshiyasu Doi,et al.  A zero-IF 60GHz transceiver in 65nm CMOS with ≫ 3.5Gb/s links , 2008, 2008 IEEE Custom Integrated Circuits Conference.

[4]  Sorin P. Voinigescu,et al.  A 4.5 GHz to 5.8 GHz tunable δσdigital receiver with Q enhancement , 2008, 2008 IEEE MTT-S International Microwave Symposium Digest.

[5]  S.P. Voinigescu,et al.  A SiGe BiCMOS operational amplifier with 48dB of gain and 9GHz unity gain bandwidth , 2008, 2008 IEEE Bipolar/BiCMOS Circuits and Technology Meeting.

[6]  S.P. Voinigescu,et al.  A 1 GHz Bandwidth Low-Pass $\Delta \Sigma$ ADC With 20–50 GHz Adjustable Sampling Rate , 2009, IEEE Journal of Solid-State Circuits.