Reducing Leakage Power of JPEG Image on Asymmetric SRAM

Leakage power becomes a key challenge and occupies an increasing portion of the total power consumption in nano-scale circuit design. There are many novel cache designs to reduce the leakage power based on the characteristics of programs. One of them is Asymmetric SRAM that can reduce leakage power on cache while storing bit "0". In this paper, we propose two algorithms, value-position-switch algorithm and code-bit-switch algorithm, to make the JPEG image bias on bit "0" based on Asymmetric SRAM. The value-position-switch algorithm and code-bit-switch algorithm can reduce the amount of bit "1" in Huffman coded data up to 7.33% and 25.20%, respectively. The overheads of instruction count, cycle count and power consumption for these two algorithms are negligible (

[1]  Kaushik Roy,et al.  Leakage Power Analysis and Reduction for Nanoscale Circuits , 2006, IEEE Micro.

[2]  Jenq Kuen Lee,et al.  A sink-n-hoist framework for leakage power reduction , 2005, EMSOFT.

[3]  Mahmut T. Kandemir,et al.  Compiler-directed management of leakage power in software-managed memories , 2006, IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures (ISVLSI'06).

[4]  Sachin S. Sapatnekar,et al.  Standby power optimization via transistor sizing and dual threshold voltage assignment , 2002, ICCAD 2002.

[5]  Joan L. Mitchell,et al.  JPEG: Still Image Data Compression Standard , 1992 .

[6]  Sunil P. Khatri,et al.  An Algorithm to Minimize Leakage through Simultaneous Input Vector Control and Circuit Modification , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.

[7]  Andreas Moshovos,et al.  Low-leakage asymmetric-cell SRAM , 2003, IEEE Trans. Very Large Scale Integr. Syst..

[8]  Gurindar S. Sohi,et al.  A static power model for architects , 2000, MICRO 33.

[9]  Margaret Martonosi,et al.  Wattch: a framework for architectural-level power analysis and optimizations , 2000, Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201).

[10]  Wei Zhang,et al.  Compiler support for reducing leakage energy consumption , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[11]  Jenq Kuen Lee,et al.  Compilers for leakage power reduction , 2006, TODE.

[12]  David Blaauw,et al.  Drowsy caches: simple techniques for reducing leakage power , 2002, ISCA.

[13]  John P. Hayes,et al.  Exact and heuristic approaches to input vector control for leakage power reduction , 2004, IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004..

[14]  James Tschanz,et al.  Total power optimization by simultaneous dual-Vt allocation and device sizing in high performance microprocessors , 2002, DAC '02.