A 250 mV, 352 µW low-IF quadrature GPS receiver in 130 nm CMOS

A low-IF quadrature GPS receiver consisting of a VCO, mixer and variable gain LNA is implemented in 130 nm CMOS. Consuming 352 µW from a 250 mV supply, it has the lowest supply voltage for an integrated receiver reported to date. The measured noise figure is 7.2 dB with a gain of 42 dB at a 10 MHz IF frequency. At a 1 MHz offset, the VCO phase noise is −112.4 dBc/Hz, resulting in an FoM of 187.4 dBc/Hz.

[1]  Francesco Svelto,et al.  A 20mw 3.24mm2 fully integrated gps radio for cell-phones , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[2]  Kwyro Lee,et al.  A 19-mW 2.6-mm2 L1/L2 dual-band CMOS GPS receiver , 2005, IEEE J. Solid State Circuits.

[3]  David J. Allstot,et al.  A 7.2mW quadrature GPS receiver in 0.13µm CMOS , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[4]  K.S.J. Pister,et al.  An Ultra-Low Power 2.4GHz RF Transceiver for Wireless Sensor Networks in 0.13/spl mu/m CMOS with 400mV Supply and an Integrated Passive RX Front-End , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[5]  R. Castello,et al.  A 5.4mW GPS CMOS Quadrature Front-End Based on a Single-Stage LNA-Mixer-VCO , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.