Technique for compensation of errors in analogue multipliers
暂无分享,去创建一个
A new method for significantly reducing the effect of nonlinear errors on the performance of an analogue multiplier is presented. The method is especially well suited for switched-capacitor devices where time-shared (multiplexing) techniques can be easily employed. However, the method is quite general in nature and can be applied to any type of analogue integrated multiplier. The effectiveness of the technique has been checked through extensive simulation studies.
[1] Yannis Tsividis. Analog MOS integrated circuits-certain new ideas, trends, and obstacles , 1987 .
[2] Andrzej Cichocki,et al. MOS Switched-Capacitor and Continuous-Time Integrated Circuits and Systems: Analysis and Design , 1989 .
[3] R. Unbehauen,et al. A novel switched-capacitor four-quadrant analog multiplier-divider and some of its applications , 1986, IEEE Transactions on Instrumentation and Measurement.
[4] Z. Czarnul. Modification of Banu - Tsividis continuous-time integrator structure , 1986 .