MAFA: Adaptive Fault-Tolerant Routing Algorithm for Networks-on-Chip

While Networks-on-Chip have been increasing in popularity with industry and academia, it is threatened by the decreasing reliability of aggressively scaled transistors. This level of failure has architectural level ramifications, as it may cause an entire on-chip network to fail. Traditional fault-tolerant routing algorithms can overcome the faulty links or routers by rerouting packets around faulty regions. These approaches increase the packet latency and create congestion around the faulty region. In this paper, we present a novel fault-tolerant method that is able to route packets through shortest paths in the presence of faulty links, as long as a path exists. Although the same idea can be applied to a network with any number of virtual channels, we utilize two virtual channels to tolerate all one and two faulty links. Finally, the method is extended to support multiple faulty links by fully utilizing all allowable turns in the network.

[1]  Masoud Dehyadegari,et al.  An adaptive fuzzy logic-based routing algorithm for networks-on-chip , 2011, 2011 NASA/ESA Conference on Adaptive Hardware and Systems (AHS).

[2]  Jie Wu,et al.  A Fault-Tolerant and Deadlock-Free Routing Protocol in 2D Meshes Based on Odd-Even Turn Model , 2003, IEEE Trans. Computers.

[3]  Hannu Tenhunen,et al.  Optimal memory controller placement for chip multiprocessor , 2011, 2011 Proceedings of the Ninth IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS).

[4]  Hannu Tenhunen,et al.  CATRA- congestion aware trapezoid-based routing algorithm for on-chip networks , 2012, 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[5]  David Blaauw,et al.  Vicis: A reliable network for unreliable silicon , 2009, 2009 46th ACM/IEEE Design Automation Conference.

[6]  Hideharu Amano,et al.  A Lightweight Fault-Tolerant Mechanism for Network-on-Chip , 2008, Second ACM/IEEE International Symposium on Networks-on-Chip (nocs 2008).

[7]  Ming Li,et al.  DyXY - a proximity congestion-aware deadlock-free dynamic routing method for network on chip , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[8]  Lionel M. Ni,et al.  Fault-tolerant wormhole routing in meshes , 1993, FTCS-23 The Twenty-Third International Symposium on Fault-Tolerant Computing.

[9]  Hannu Tenhunen,et al.  An Optimized Network-on-Chip Design for Data Parallel FFT1 , 2012 .

[10]  Sudhakar Yalamanchili,et al.  Interconnection Networks: An Engineering Approach , 2002 .

[11]  Alain Greiner,et al.  A reconfigurable routing algorithm for a fault-tolerant 2D-Mesh Network-on-Chip , 2008, 2008 45th ACM/IEEE Design Automation Conference.

[12]  Kees G. W. Goossens,et al.  Trade Offs in the Design of a Router with Both Guaranteed and Best-Effort Services for Networks on Chip , 2003, DATE.

[13]  Siamak Mohammadi,et al.  Adaptive Input-Output Selection Based On-Chip Router Architecture , 2012, J. Low Power Electron..

[14]  Hannu Tenhunen,et al.  A reconfigurable and adaptive routing method for fault-tolerant mesh-based networks-on-chip , 2011 .

[15]  Lionel M. Ni,et al.  The Turn Model for Adaptive Routing , 1992, [1992] Proceedings the 19th Annual International Symposium on Computer Architecture.

[16]  Jong-Hoon Youn,et al.  Fault-tolerant wormhole routing algorithms in meshes in the presence of concave faults , 2000, Proceedings 14th International Parallel and Distributed Processing Symposium. IPDPS 2000.

[17]  Hannu Tenhunen,et al.  A Greedy Heuristic Approximation Scheduling Algorithm for 3D Multicore Processors , 2010, Euro-Par Workshops.

[18]  David Blaauw,et al.  A highly resilient routing algorithm for fault-tolerant NoCs , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[19]  Hannu Tenhunen,et al.  Agent-based on-chip network using efficient selection method , 2011, 2011 IEEE/IFIP 19th International Conference on VLSI and System-on-Chip.

[20]  Yu Hen Hu,et al.  A Fault-Tolerant NoC Scheme using bidirectional channel , 2011, 2011 48th ACM/EDAC/IEEE Design Automation Conference (DAC).

[21]  Sujit Dey,et al.  Fault modeling and simulation for crosstalk in system-on-chip interconnects , 1999, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051).

[22]  Hannu Tenhunen,et al.  An efficent dynamic multicast routing protocol for distributing traffic in NOCs , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[23]  Suresh Chalasani,et al.  Fault-Tolerant Wormhole Routing Algorithms for Mesh Networks , 1995, IEEE Trans. Computers.

[24]  Lionel M. Ni,et al.  A survey of wormhole routing techniques in direct networks , 1993, Computer.

[25]  Li-Shiuan Peh,et al.  Dynamic power management for power optimization of interconnection networks using on/off links , 2003, 11th Symposium on High Performance Interconnects, 2003. Proceedings..