7.3 A 1000fps vision chip based on a dynamically reconfigurable hybrid architecture comprising a PE array and self-organizing map neural network
暂无分享,去创建一个
Liyuan Liu | Zhihua Wang | Jie Yang | Zhongxiang Cao | Cong Shi | Ye Han | Qi Qin | Nan-Jian Wu
[1] Wancheng Zhang,et al. A Programmable Vision Chip Based on Multiple Levels of Parallel Processors , 2011, IEEE Journal of Solid-State Circuits.
[2] Stanislaw Szczepanski,et al. An Analog Sub-Miliwatt CMOS Image Sensor With Pixel-Level Convolution Processing , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.
[3] Wancheng Zhang,et al. A Programmable SIMD Vision Chip for Real-Time Vision Applications , 2008, IEEE Journal of Solid-State Circuits.
[4] T. Shibata,et al. A Real-Time Image-Feature-Extraction and Vector-Generation VLSI Employing Arrayed-Shift-Register Architecture , 2007, IEEE Journal of Solid-State Circuits.
[5] Liang-Gee Chen,et al. iVisual: An intelligent visual sensor SoC with 2790fps CMOS image sensor and 205GOPS/W vision processor , 2008, 2008 45th ACM/IEEE Design Automation Conference.
[6] D. C. Hendry,et al. IP core implementation of a self-organizing neural network , 2003, IEEE Trans. Neural Networks.