A 2.7 V, 8 GHz monolithic I/Q RC oscillator with active inductive loads

A new SHF RC I/Q oscillator architecture is presented which is derived from a two-integrator architecture. By using active inductive loads, a high maximum operating frequency is achieved. Automated circuit optimization shows that a maximum oscillation frequency of 20 GHz can be achieved in a 30 GHz ftprocess. The presented I/Q RC architecture is implemented in a 30 GHz ftBiCMOS process. The Carrier to Noise Ratio (CNR) has been optimized by adding small capacitors which reduces the maximum frequency but maximizes the signal swing. Measured tuning range is 6.5 GHz to 8 GHz. A CNR of more than 96 dBc/Hz at 2 MHz offset of the carrier is measured with a VCO core dissipation of 76 mW. The operating voltage is 2.7 V and the active chip area is 0.13 mm2.

[1]  D. Kasperkovitz,et al.  A 0.9-2.2 GHz monolithic quadrature mixer oscillator for direct-conversion satellite receivers , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[2]  J. Hauenschild,et al.  A plastic packaged 10 Gb/s BiCMOS clock and data recovering 1:4-demultiplexer with external VCO , 1996 .

[3]  J. Craninckx,et al.  A fully-integrated zero-IF DECT transceiver , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[4]  D. Kasperkovitz,et al.  A wide band tuning system for fully integrated satellite receivers , 1998, Proceedings of the 23rd European Solid-State Circuits Conference.

[5]  Shinsuke Konaka,et al.  A 1.9-GHz Si bipolar quadrature VCO with fully-integrated LC tank , 1998, 1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.98CH36215).

[6]  Gyuseong Cho,et al.  New high performance and wide range tunable two–stage 3GHz CMOS RF hetero–linked oscillators , 1999 .

[7]  U. Langmann,et al.  An 8 GHz silicon bipolar clock-recovery and data-regenerator IC , 1994 .

[8]  B. Fransis,et al.  A fully integrated broadband direct-conversion receiver for DBS applications , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[9]  Michiel Steyaert,et al.  Low-IF topologies for high-performance analog front ends of fully integrated receivers , 1998 .